800 to 1000 KSPS, ULTRA LOW POWER, 12-BIT SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- Single 3.3V to 4.8V Supply Operation for XC121S101E
- Throughput Rate: 800 to 1000 KSPS for XC121S101E
- Specified Over a Range of Sample Rates
- \geq \pm 1.25LSB INL, \pm 1LSB DNL
- Zero Latency
- ➤ SPI/DSP/MICROWIRE™/QSPI™
 Compatible Serial Interface
- Variable Power Management
- Low Power (XC121S101E typical):
 2.40mW (3.3V, 1000 KSPS)
 10.0mW (4.5V, 1000 KSPS)
- Second-Source for ADC121S101
- 6-Pin SOT-23 Package

APPLICATIONS

- Battery Powered Systems
- Base Band Converters in Radio Communication
- Portable Systems
- > Remote Data Acquisition
- Instrumentation and Control Systems




Figure 1. Functional Block Diagram

DESCRIPTION

The XC121S101E is an ultra-low power, small size, single-channel 12-bit analog-to-digital converter with a high speed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the XC121S101E is fully specified over a sample rate range of 800 KSPS to 1000 KSPS from a single 3.3 V to 4.8 V supply. The converter is based upon a successive-approximation register architecture with an internal track-and-hold circuit.

The XC121S101E is available in a 6-pin SOT-23 package and has an operating temperature range of -40°C to 85°C.

The XC121S101E is a drop-in replacement for the ADC121S101.

Pin-Compatible Alternatives by Resolution and Speed

Resolution	Specified for Sample Rate Range of:						
	50 to 200 KSPS	200 to 500 KSPS	500 to 800 KSPS	800 to 1000 KSPS			
12-bit	XC121S021	XC121S051	XC121S101	XC121S101E			
10-bit	XC101S021	XC101S051	XC101S101	XC101S101E			
8-bit	XC081S021	XC081S051	XC081S101	XC081S101E			

SPECIFICATIONS

At-40°C to 85°C, fsample = 1 MSPS and fsclk = 20 MHz if 3.3 V \leq VDD \leq 4.8 V. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	XC121S101E			XC101S101E			XC081S101E			LINUTO
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
SYSTEM PERFORMANCE											
Resolution			12			10			8		Bits
No missing codes		12			10			8			Bits
Integral linearity		-1.25		1.25	-1		1	-0.5		0.5	LSB
Differential linearity		-1		1	-1		1	-0.5		0.5	LSB
fsample Throughput rate	fsclk = 20 MHz, $3.3 \text{ V} \le \text{Vdd} \le 4.8 \text{ V}$	800		1000	800		1000	800		1000	KSPS
SNR	fin = 100 kHz	72.5		61		49		dB			
THD	fin = 100 kHz	-81		-78		-68			dB		

XC121S101E

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS		
		$fsample = 1000\;KSPS, fsclk = 20\;MHz, Vdd = 3.3\;V$		0.72	1.56			
IDD Supply current,	Digital inputs =	$fsample = 1000\;KSPS,fsclk = 20\;MHz,Vdd = 4.5\;V$		2.22	3.44	mΛ		
normal operation	0 V or V _{DD}	fsample = 800 KSPS, fsclk = 16 MHz, VDD = 3.3 V		0.60	1.28	mA		
		fsample = 800 KSPS, fsclk = 16 MHz, VDD = 4.5 V		1.80	2.80			
POWER DISSIPATION,	POWER DISSIPATION, XC121S101E							
Normal operation		$fSAMPLE = 1000 \; KSPS, fSCLK = 20 \; MHz, VDD = 3.3 \; V$		2.40	5.15	mW		
		fSAMPLE = 1000 KSPS, fSCLK = 20 MHz, VDD = 4.5 V		10.0	15.5	mW		

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

TERMINAL		DESCRIPTION			
NAME	NO.	DESCRIPTION			
V _A	1	Power supply input.			
GND	2	Ground for power supply, all analog and digital signals are referred with respect to this pin.			
V _{IN}	3	Analog input. This signal can range from 0 V to V_{A} .			
SCLK	4	Digital clock input. This clock directly controls the conversion and readout processes.			
SDATA	5	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.			
CS	6	Chip Select. On the falling edge of $\overline{\text{CS}}$, a conversion process begins.			

TYPICAL CONNECTION

Figure 3 shows a typical connection diagram for the XC121S101E. The 4.5 V supply should come from a stable power supply such as an LDO. The supply to XC121S101E should be decoupled to the ground. A 1- μ F and a 10-nF decoupling capacitor are required between the V_A and GND pins of the converter. This capacitor should be placed as close as possible to the pins of the device. Always set the V_A supply to be greater than or equal to the maximum input signal to avoid saturation of codes.




Figure 3. Typical Circuit Configuration

TIMING DIAGRAM




Figure 4. Timing Diagram

The conversion is initiated on the falling edge of $\overline{\text{CS}}$. The device outputs data while the conversion is in progress, and it requires 16 serial clock cycles to complete the conversion and access the full results. The XC121S101E data word contains 3 leading zeros, followed by 12-bit data in MSB first format.


Once a data transfer is complete, SDATA will return to the tri-state mode, and another conversion can be initiated after the quiet time has elapsed by again bringing \overline{CS} low.


POWER-DOWN MODE

The XC121S101E has an auto power-down feature. Besides powering down all circuitry, the converter consumes only a small amount of current in this mode. The device automatically wakes up when \overline{CS} falls. However, not all of the functional blocks are fully powered until sometime before the third falling edge of SCLK. The device powers down once it reaches the end of conversion which is the 16th falling edge of SCLK for the XC121S101E. The device enters power down mode if \overline{CS} goes high before the 10th SCLK falling edge. Ongoing conversion stops and SDATA goes to three-state under this power down condition.

These converters achieve lower power dissipation for a fixed throughput rate by using higher SCLK frequencies. Higher SCLK frequencies reduce the acquisition time and conversion time. This means the converters spend more time in auto power-down mode per conversion cycle. For a particular SCLK frequency, the acquisition time and conversion time are fixed. Therefore, a lower throughput increases the proportion of the time the converters are in power down, thereby reducing power consumption.


OUTLINE DIMENTIONS







TOP VIEW

RECOMMENDED LAND PATTERN





SIDE VIEW



NOTE:

- ALL DIMENSIONS ARE IN MILLIMETERS.
 PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
 PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-178, VARIATION AB. 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTES

- 1. Unpacked ICs, tube-mounted ICs, etc. must be stored in a drying cabinet, and the humidity in the drying cabinet < 20% R.H.
- 2. After access, the components are stored in an electrostatic packaging protective bag.
- 3. Anti-static damage: the device is an electrostatic sensitive device, and sufficient anti-static measures should be taken during transmission, assembly and testing.
- 4. The user should conduct a visual inspection before use, and the bottom, side and surrounding of the circuit can be welded only if it is bright. If oxidation occurs, the circuit can be processed by means of oxidation, and the circuit must be soldered within 12 hours after processing.