



Features ➤ Split Gate Trench MOSFET technology ➤ Excellent package for heat dissipation ➤ High density cell design for low $R_{DS(ON)}$	<i>B_{vdss}</i>	<i>R_{dson}</i>	<i>ID</i>
	100V	3.3mΩ	150A
	Application ➤ DC-DC Converters ➤ Power management function ➤ Synchronous-rectification applications		



Package
 Marking and pin assignment  TO220 top view  Schematic diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Quantity
150N10	S150N10T	TO220	50

Absolute Maximum Ratings (*T_C*=25°C unless otherwise specified)

Parameter		Symbol	Value	Unit
Drain-Source Voltage		<i>V_{DS}</i>	100	V
Gate-Source Voltage		<i>V_{GS}</i>	±20	V
Continuous Drain Current <i>V_{GS}</i> @10V ^{1,6}	<i>I_D</i> @ <i>T_C</i> = 25°C	<i>I_D</i>	150	A
	<i>I_D</i> @ <i>T_C</i> = 100°C	<i>I_D</i>	96	A
Pulsed Drain Current ²		<i>I_{DM}</i>	619	A
Single Pulsed Avalanche Energy ³		<i>E_{AS}</i>	726	mJ
Avalanche Current		<i>I_{AS}</i>	150	A
Power Dissipation ⁴	<i>T_C</i> = 25°C	<i>P_D</i>	312	W
Junction Temperature		<i>T_J</i>	-55~+150	°C
Storage Temperature		<i>T_{STG}</i>	-55~+150	°C

Thermal Resistance Ratings

Parameter	Symbol	Value	Unit
Thermal Resistance Junction-ambient ¹	<i>R_{θJA}</i>	55	°C/W
Thermal Resistance Junction-Case ¹	<i>R_{θJC}</i>	0.6	°C/W



Ordering Information

Ordering Number	Package	Pin Assignment			Packing
Halogen Free		G	D	S	
HLS150N10T	TO220	1	2	3	Tube

Electrical Characteristics ($T_J=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain to Source Breakdown Voltage	BV_{DSS}	$I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$	100	-	-	V
Static Drain-Source On-Resistance ²	$R_{DS(on)}$	$V_{GS} = 10\text{V}$, $I_D = 20\text{A}$	-	3.3	3.8	$\text{m}\Omega$
		$V_{GS} = 4.5\text{V}$, $I_D = 10\text{A}$	-	-	-	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$, $I_D=250\mu\text{A}$	2	3	4	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS} = 80\text{V}$, $V_{GS} = 0\text{V}$ $T_J = 25^{\circ}\text{C}$	-	-	1.0	μA
		$V_{DS} = 80\text{V}$, $V_{GS} = 0\text{V}$ $T_J = 55^{\circ}\text{C}$	-	-	5.0	
Gate to Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	-	-	± 100	nA
Forward Transconductance	g_{fs}	$V_{DS} = 5\text{V}$, $I_D = 20\text{A}$	-	50	-	S
Gate Resistance	R_g	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V}$, $f = 1\text{MHz}$	-	1.9	-	Ω
Total Gate Charge	Q_g	$V_{DS} = 50\text{V}$, $V_{GS} = 10\text{V}$, $I_D = 20\text{A}$	-	84	-	nC
Gate Source Charge	Q_{gs}		-	24	-	
Gate Drain Charge	Q_{gd}		-	27	-	
Turn-ON Delay Time	$T_{d(on)}$	$V_{GS} = 10\text{V}$, $V_{DD} = 50\text{V}$ $I_D = 10\text{A}$, $R_{GEN} = 2.5\Omega$	-	21	-	ns
Rise Time	T_r		-	35	-	
Turn-OFF Delay Time	$T_{d(off)}$		-	49	-	
Fall Time	T_f		-	30	-	
Input Capacitance	C_{iss}	$V_{GS} = 0\text{V}$, $V_{DS} = 50\text{V}$, $f = 1\text{MHz}$	-	4797	-	pF
Output Capacitance	C_{oss}		-	900	-	
Reverse Transfer Capacitance	C_{rss}		-	19.1	-	
Diode Continuous Current ^{1,5}	I_S	$V_G=V_D=0\text{V}$, Force Current	-	-	150	A
Diode Forward Voltage ²	V_{SD}	$I_S = 1\text{A}$, $V_{GS} = 0\text{V}$, $T_J = 25^{\circ}\text{C}$	-	-	1.2	V

Notes:

1.The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.

2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

3.The EAS data shows Max. rating . The test condition is $T_J = 25^{\circ}\text{C}$, $L = 3\text{mH}$, $I_{AS} = 22\text{A}$, $V_{GS} = 10\text{V}$, $V_{DD} =$

50V; 100% test at $L = 0.3\text{mH}$, $I_{AS} = 45\text{A}$.

4. The power dissipation is limited by 150°C junction temperature

5. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

Typical Characteristics




Figure 1: Saturation Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(ON)}$ vs. Drain Current




Figure 4: $R_{DS(ON)}$ vs. Junction Temperature




Figure 5: VGS(th) vs. Junction Temperature




Figure 6: VBR(DSS) vs. Junction Temperature




Figure 7: Body-Diode Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Current De-rating




Figure 10: Power De-rating




Figure 11: Maximum Safe Operating Area




Figure 12: Single Pulse Power Rating, Junction-to-Case






Figure 13: Normalized Maximum Transient Thermal Impedance


Test Circuit and Waveform



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Package Dimensions TO220



SYMBOL	MM	
	MIN	MAX
A	9.70	10.30
B	3.40	3.80
C	8.80	9.40
D	1.17	1.47
E	2.60	3.50
F	15.10	16.70
G	19.55MAX	
H	2.54REF	
I	0.70	0.95
J	9.35	11.00
K	4.30	4.77
L	1.20	1.45
M	0.40	0.65
N	2.20	2.60



Important Notice and Disclaimer

HL Microelectronics reserves the right to make changes to this document and its products and specifications at any time without notice.

Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

HL Microelectronics makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, not does HL Microelectronics assume any liability for application assistance or customer product design.

HL Microelectronics does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

No license is granted by implication or otherwise under any intellectual property rights of HL Microelectronics.

HL Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of HL Microelectronics.