
DDR4 SDRAM

RS512M16Z2DD – 64 Meg x 16 x 8 Banks

Features

- $V_{DD} = V_{DDQ} = 1.2V \pm 60mV$
- $V_{PP} = 2.5V, -125mV/+250mV$
- On-die, internal, adjustable V_{REFDQ} generation
- 1.2V pseudo open-drain I/O
- TC of 0°C to 95°C
 - 64ms, 8192-cycle refresh at 0°C to 85°C
 - 32ms at 85°C to 95°C
- TC of 0°C to 95°C
- 16 internal banks (x4, x8): 4 groups of 4 banks each
- 8 internal banks (x16): 2 groups of 4 banks each
- 8n-bit prefetch architecture
- Programmable data strobe preambles
- Data strobe preamble training
- Command/Address latency (CAL)
- Multipurpose register READ and WRITE capability
- Write and read leveling
- Self refresh mode
- Low-power auto self refresh (LPASR)
- Temperature controlled refresh (TCR)
- Fine granularity refresh
- Self refresh abort
- Maximum power saving
- Output driver calibration
- Nominal, park, and dynamic on-die termination (ODT)
- Data bus inversion (DBI) for data bus
- Command/Address (CA) parity
- Databus write cyclic redundancy check (CRC)
- Per-DRAM addressability
- Connectivity test (x16)
- Post package repair (PPR) and soft post package repair (sPPR) capability
- JEDEC JESD-79-4 compliant

Options

- Configuration
 - 2048Mx4
 - 1024Mx8
 - 512Mx16
- Product Code
 - DDR4
- Density
 - 8 Gigabytes
- Voltage/Refresh
 - 1.2V/8k refresh
- 78-ball FBGA package (Pb-free) – x4, x8
 - 9mm x 11mm
 - 9mm x 13.2mm
 - 8mm x 12mm
 - 7.5mm x 11mm
 - 10mm x 11mm
- 96-ball FBGA package (Pb-free) – x16
 - 10mm x 13mm
 - 9mm x 14mm
 - 8mm x 14mm
 - 7.5mm x 13mm
 - 7.5mm x 13mm
- Timing - cycle time
 - 0.625ns @ CL = 22 (DDR4-3200)
 - 0.682ns @ CL = 21 (DDR4-2933)
 - 0.750ns @ CL = 19 (DDR4-2666)
 - 0.750ns @ CL = 18 (DDR4-2666)
 - 0.833ns @ CL = 17 (DDR4-2400)
 - 0.833ns @ CL = 16 (DDR4-2400)
 - 0.937ns @ CL = 15 (DDR4-2133)
 - 1.071ns @ CL = 13 (DDR4-1866)
- Operating temperature
 - Commercial ($0^{\circ} \leq TC \leq 95^{\circ}C$)

Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target t_{RCD} - t_{RP} -CL	t_{AA} (ns)	t_{RCD} (ns)	t_{RP} (ns)
-62	3200	22-22-22	13.75	13.75	13.75
-68	2933	21-21-21	14.32 (13.75)	14.32 (13.75)	14.32 (13.75)
-75	2666	18-18-18	13.50	13.50	13.50
-83	2400	16-16-16	13.32	13.32	13.32
-93	2133	15-15-15	14.06 (13.50)	14.06 (13.50)	14.06 (13.50)
-107	1866	13-13-13	13.92 (13.50)	13.92 (13.50)	13.92 (13.50)

Note: 1. Refer to the Speed Bin Tables for additional details.

Table 2: Addressing

Parameter	2 Gig × 4	1 Gig × 8	512 Meg × 16
Number of bank groups	4	4	2
Bank group address	BG[1:0]	BG[1:0]	BG0
Bank count per group	4	4	4
Bank address in bank group	BA[1:0]	BA[1:0]	BA[1:0]
Row addressing	128K (A[16:0])	64K (A[15:0])	64K (A[15:0])
Column addressing	1K (A[9:0])	1K (A[9:0])	1K (A[9:0])
Page size ¹	512B / 1KB ²	1KB	2KB

Notes: 1. Page size is per bank, calculated as follows:
Page size = 2^{COLBITS} × ORG/8, where COLBIT = the number of column address bits and ORG = the number of DQ bits.
2. Die revision dependent.

Ordering Information




Table of Contents

Features	1
General Notes and Description	16
Description	16
General Notes	16
Definitions of the Device-Pin Signal Level	17
Definitions of the Bus Signal Level	17
Ball Assignments	18
Ball Descriptions	20
Package Dimensions	23
State Diagram	32
Functional Description	34
RESET and Initialization Procedure	35
Power-Up and Initialization Sequence	35
RESET Initialization with Stable Power Sequence	38
Uncontrolled Power-Down Sequence	39
Programming Mode Registers	39
Mode Register 0	42
Burst, Length, Type, and Order	43
CAS Latency	44
Test Mode	44
Write Recovery (WR)/READ-to-PRECHARGE	45
DLL RESET	45
Mode Register 1	46
DLL Enable/DLL Disable	47
Output Driver Impedance Control	47
ODT $R_{TT(NOM)}$ Values	48
Additive Latency	48
Write Leveling	48
Output Disable	48
Termination Data Strobe	48
Mode Register 2	50
CAS WRITE Latency	51
Low-Power Auto Self Refresh	51
Dynamic ODT	52
Write Cyclic Redundancy Check Data Bus	52
Target Row Refresh Mode	52
Mode Register 3	53
Multipurpose Register	54
WRITE Command Latency When CRC/DM is Enabled	54
Fine Granularity Refresh Mode	55
Temperature Sensor Status	55
Per-DRAM Addressability	55
Gear-Down Mode	55
Mode Register 4	56
Post Package Repair Mode	57
Soft Post Package Repair Mode	57
WRITE Preamble	57
READ Preamble	58
READ Preamble Training	58
Temperature-Controlled Refresh	58
Command Address Latency	58

Internal V_{REF} Monitor	58
Maximum Power Savings Mode	58
Mode Register 5	59
Data Bus Inversion.	60
Data Mask	60
CA Parity Persistent Error Mode	61
ODT Input Buffer for Power-Down	61
CA Parity Error Status	61
CRC Error Status.	61
CA Parity Latency Mode	61
Mode Register 6	62
t_{CCD_L} Programming	63
V_{REFDQ} Calibration Enable.	63
V_{REFDQ} Calibration Range	63
V_{REFDQ} Calibration Value	63
Truth Tables	64
NOP Command	67
DESELECT Command	67
DLL-Off Mode	67
DLL-On/Off Switching Procedures	69
DLL Switch Sequence from DLL-On to DLL-Off	69
DLL-Off to DLL-On Procedure	70
Input Clock Frequency Change	71
Write Leveling	73
DRAM Setting for Write Leveling and DRAM TERMINATION Function in that Mode.	74
Procedure Description	75
Write-Leveling Mode Exit.	76
Command Address Latency	78
Low-Power Auto Self Refresh Mode	82
Manual Self Refresh Mode	82
Multipurpose Register	84
MPR Reads	85
MPR Readout Format	87
MPR Readout Serial Format.	87
MPR Readout Parallel Format	88
MPR Readout Staggered Format.	89
MPR READ Waveforms	90
MPR Writes	92
MPR WRITE Waveforms	92
MPR REFRESH Waveforms	94
Gear-Down Mode	96
Maximum Power-Saving Mode	99
Maximum Power-Saving Mode Entry	99
Maximum Power-Saving Mode Entry in PDA	100
CKE Transition During Maximum Power-Saving Mode	100
Maximum Power-Saving Mode Exit.	101
Command/Address Parity.	102
Per-DRAM Addressability	110
V_{REFDQ} Calibration	112
V_{REFDQ} Range and Levels	113
V_{REFDQ} Step Size.	113
V_{REFDQ} Increment and Decrement Timing	114
V_{REFDQ} Target Settings.	118

Connectivity Test Mode	119
Pin Mapping	119
Minimum Terms Definition for Logic Equations	120
Logic Equations for a x4 Device, When Supported	120
Logic Equations for a x8 Device, When Supported	120
Logic Equations for a x16 Device	121
CT Input Timing Requirements	121
Target Row Refresh Mode	123
ACTIVATE command	124
PRECHARGE Command	125
REFRESH Command	125
Temperature-Controlled Refresh Mode.	127
TCR Mode – Normal Temperature Range.	127
TCR Mode – Extended Temperature Range	127
Fine Granularity Refresh Mode	129
Mode Register and Command Truth Table	129
^t REFI and ^t RFC Parameters	129
Changing Refresh Rate	132
Usage with TCR Mode	132
Self Refresh Entry and Exit	132
SELF REFRESH Operation.	134
Self Refresh Abort	136
Self Refresh Exit with NOP Command.	137
Power-Down Mode.	139
Power-Down Clarifications – Case 1	144
Power-Down Entry, Exit Timing with CAL	145
ODT Input Buffer Disable Mode for Power-Down	147
CRC Write Data Feature.	149
CRC Write Data.	149
WRITE CRC DATA Operation	149
DBI_n and CRC Both Enabled.	150
DM_n and CRC Both Enabled	150
DM_n and DBI_n Conflict During Writes with CRC Enabled.	150
CRC and Write Preamble Restrictions	150
CRC Simultaneous Operation Restrictions.	150
CRC Polynomial	150
CRC Combinatorial Logic Equations	151
Burst Ordering for BL8	152
CRC Data Bit Mapping	152
CRC Enabled With BC4	153
CRC with BC4 Data Bit Mapping.	153
CRC Equations for x8 Device in BC4 Mode with A2 = 0 and A2 = 1	155
CRC Error Handling.	157
CRC Write Data Flow Diagram	158
Data Bus Inversion	159
DBI During a WRITE Operation	159
DBI During a READ Operation	160
Data Mask	161
Programmable Preamble Modes and DQS Postambles	162
WRITE Preamble Mode.	162
READ Preamble Mode.	165
READ Preamble Training	165
WRITE Postamble.	166

READ Postamble.	166
Bank Access Operation	168
READ Operation	172
Read Timing Definitions.	172
Read Timing – Clock-to-Data Strobe Relationship.	173
Read Timing – Data Strobe-to-Data Relationship.	174
$t_{LZ}(DQS)$, $t_{LZ}(DQ)$, $t_{HZ}(DQS)$, and $t_{HZ}(DQ)$ Calculations	175
t_{RPRE} Calculation	177
t_{RPST} Calculation.	178
READ Burst Operation.	179
READ Operation Followed by Another READ Operation	181
READ Operation Followed by WRITE Operation	186
READ Operation Followed by PRECHARGE Operation.	192
READ Operation with Read Data Bus Inversion (DBI).	195
READ Operation with Command/Address Parity (CA Parity)	196
READ Followed by WRITE with CRC Enabled	197
READ Operation with Command/Address Latency (CAL) Enabled	198
WRITE Operation	200
Write Timing Definitions	200
Write Timing – Clock-to-Data Strobe Relationship	200
Write Timing – Data Strobe-to-Data Relationship	201
WRITE Burst Operation	205
WRITE Operation Followed by Another WRITE Operation	207
WRITE Operation Followed by READ Operation	212
WRITE Operation Followed by PRECHARGE Operation.	215
WRITE Operation with WRITE DBI Enabled	218
WRITE Operation with CA Parity Enabled	219
WRITE Operation with Write CRC Enabled	220
Write Timing Violations.	224
Motivation	224
Data Setup and Hold Violations	224
Strobe-to-Strobe and Strobe-to-Clock Violations.	224
ZQ CALIBRATION Commands.	225
On-Die Termination.	227
ODT Mode Register and ODT State Table	227
ODT Read Disable State Table.	228
Synchronous ODT Mode	229
ODT Latency and Posted ODT	229
Timing Parameters.	229
ODT During Reads.	231
Dynamic ODT	232
Functional Description.	232
Asynchronous ODT Mode.	235
Electrical Specifications.	236
Absolute Ratings.	236
DRAM Component Operating Temperature Range	236
Electrical Characteristics – AC and DC Operating Conditions	237
Supply Operating Conditions	237
Leakages.	237
V_{REFCA} Supply	238
V_{REFDQ} Supply and Calibration Ranges.	238
V_{REFDQ} Ranges	239
.	240

Electrical Characteristics – AC and DC Single-Ended Input Measurement Levels.	240
RESET_n Input Levels	240
Command/Address Input Levels	241
Data Receiver Input Requirements	242
Connectivity Test (CT) Mode Input Levels	246
Electrical Characteristics – AC and DC Differential Input Measurement Levels.	250
Differential Inputs	250
Single-Ended Requirements for CK Differential Signals	251
Slew Rate Definitions for CK Differential Input Signals.	252
CK Differential Input Cross Point Voltage	253
DQS Differential Input Signal Definition and Swing Requirements.	254
DQS Differential Input Cross Point Voltage	255
Slew Rate Definitions for DQS Differential Input Signals	256
Electrical Characteristics – Overshoot and Undershoot Specifications	258
Address, Command, and Control Overshoot and Undershoot Specifications	258
Clock Overshoot and Undershoot Specifications	259
Data, Strobe, and Mask Overshoot and Undershoot Specifications.	260
Electrical Characteristics – AC and DC Output Measurement Levels	260
Single-Ended Outputs	260
Differential Outputs.	262
Reference Load for AC Timing and Output Slew Rate	263
Connectivity Test Mode Output Levels	264
Electrical Characteristics – AC and DC Output Driver Characteristics	266
Output Driver Electrical Characteristics	266
Output Driver Temperature and Voltage Sensitivity	269
Alert Driver.	269
Electrical Characteristics – On-Die Termination Characteristics.	270
ODT Levels and I-V Characteristics	270
ODT Temperature and Voltage Sensitivity	271
ODT Timing Definitions	272
DRAM Package Electrical Specifications	275
Thermal Characteristics.	278
Current Specifications – Measurement Conditions	279
I _{DD} , I _{PP} , and I _{DDQ} Measurement Conditions.	279
I _{DD} Definitions	280
Current Specifications – Patterns and Test Conditions	284
Current Test Definitions and Patterns.	284
I _{DD} Specifications.	293
Current Specification – Limits	294
Speed Bin Tables	296
Refresh Parameters By Device Density.	304
Electrical Characteristics and AC Timing Parameters.	305
Electrical Characteristics and AC Timing Parameters: 2666 Through 3200	314
Timing Parameter Notes	323
Clock Specification	325
Definition for ^t CK(AVG)	325
Definition for ^t CK(ABS)	325
Definition for ^t CH(AVG) and ^t CL(AVG)	325
Definition for ^t JIT(per) and ^t JIT(per,lck)	325
Definition for ^t JIT(cc) and ^t JIT(cc,lck)	325
Definition for ^t ERR(nper)	326
Jitter Notes	327
Revision History.	328

List of Figures

Figure 1:	78-Ball – x4, x8 Ball Assignments	18
Figure 2:	96-Ball FBGA – x16 Ball Assignments	19
Figure 3:	78-Ball FBGA – x4, x8 “VAF”	23
Figure 4:	78-Ball FBGA – x4, x8 “PMF”	24
Figure 5:	78-Ball FBGA – x4, x8 “WEF”	25
Figure 6:	78-Ball FBGA – x4, x8 “SAF”	26
Figure 7:	78-Ball FBGA – x4, x8 “JCF”	27
Figure 8:	96-Ball FBGA – x16 “HAF”	28
Figure 9:	96-Ball FBGA – x16 “JYF”	29
Figure 10:	96-Ball FBGA – x16 “LYF”	30
Figure 11:	96-Ball FBGA – x16 “TBF”	31
Figure 12:	Simplified State Diagram	32
Figure 13:	RESET and initialization Sequence at Power-On Ramping	37
Figure 14:	RESET Procedure at Power Stable Ramping	38
Figure 15:	t_{MRD} Timing	40
Figure 16:	t_{MOD} Timing	40
Figure 17:	DLL-Off Mode Read Timing Operation	68
Figure 18:	DLL Switch Sequence from DLL-On to DLL-Off	70
Figure 19:	DLL Switch Sequence from DLL-Off to DLL-On	71
Figure 20:	Write-Leveling COncept, Example 1	73
Figure 21:	Write-Leveling Concept, Example 2	74
Figure 22:	Write-Leveling Sequence (DQS Capturing CK LOW at T1 and CK HIGH at T2)	76
Figure 23:	Write-Leveling Exit	77
Figure 24:	CAL Timing Definition	78
Figure 25:	CAL Timing Example (Consecutive CS _n = LOW)	78
Figure 26:	CAL Enable Timing – t_{MOD_CAL}	79
Figure 27:	t_{MOD_CAL} , MRS to Valid Command Timing with CAL Enabled	79
Figure 28:	CAL Enabling MRS to Next MRS Command, t_{MRD_CAL}	80
Figure 29:	t_{MRD_CAL} , Mode Register Cycle Time with CAL Enabled	80
Figure 30:	Consecutive READ BL8, CAL3, 1 st CK Preamble, Different Bank Group	81
Figure 31:	Consecutive READ BL8, CAL4, 1 st CK Preamble, Different Bank Group	81
Figure 32:	Auto Self Refresh Ranges	83
Figure 33:	MPR Block Diagram	84
Figure 34:	MPR READ Timing	90
Figure 35:	MPR Back-to-Back READ Timing	91
Figure 36:	MPR READ-to-WRITE Timing	91
Figure 37:	MPR WRITE and WRITE-to-READ Timing	93
Figure 38:	MPR Bank-to-Back WRITE Timing	93
Figure 39:	REFRESH Timing	94
Figure 40:	READ-to-REFRESH Timing	94
Figure 41:	WRITE-to-REFRESH Timing	95
Figure 42:	Clock Mode Change from 1/2 Rate to 1/4 Rate (Initialization)	97
Figure 43:	Clock Mode Change After Exiting Self Refresh	97
Figure 44:	Comparison Between Gear-Down Disable and Gear-Down Enable	98
Figure 45:	Maximum Power-Saving Mode Entry	99
Figure 46:	Maximum Power-Saving Mode Entry with PDA	100
Figure 47:	Maintaining Maximum Power-Saving Mode with CKE Transition	100
Figure 48:	Maximum Power-Saving Mode Exit	101
Figure 49:	Command/Address Parity Operation	102
Figure 50:	Command/Address Parity During Normal Operation	104
Figure 51:	Persistent CA Parity Error Checking Operation	105
Figure 52:	CA Parity Error Checking – SRE Attempt	105
Figure 53:	CA Parity Error Checking – SRX Attempt	106
Figure 54:	CA Parity Error Checking – PDE/PDX	106
Figure 55:	Parity Entry Timing Example – t_{MRD_PAR}	107
Figure 56:	Parity Entry Timing Example – t_{MOD_PAR}	107

Figure 57: Parity Exit Timing Example – t_{MRD_PAR}	107
Figure 58: Parity Exit Timing Example – t_{MOD_PAR}	108
Figure 59: CA Parity Flow Diagram	109
Figure 60: PDA Operation Enabled, BL8	111
Figure 61: PDA Operation Enabled, BC4	111
Figure 62: MRS PDA Exit	111
Figure 63: V_{REFDQ} Voltage Range	112
Figure 64: Example of V_{REF} Set Tolerance and Step Size	114
Figure 65: V_{REFDQ} Timing Diagram for $V_{REF,time}$ Parameter	115
Figure 66: V_{REFDQ} Training Mode Entry and Exit Timing Diagram	116
Figure 67: V_{REF} Step: Single Step Size Increment Case	116
Figure 68: V_{REF} Step: Single Step Size Decrement Case	117
Figure 69: V_{REF} Full Step: From $V_{REF,min}$ to $V_{REF,max}$ Case	117
Figure 70: V_{REF} Full Step: From $V_{REF,max}$ to $V_{REF,min}$ Case	117
Figure 71: V_{REFDQ} Equivalent Circuit	118
Figure 72: Connectivity Test Mode Entry	122
Figure 73: t_{RRD} Timing	124
Figure 74: t_{FAW} Timing	124
Figure 75: REFRESH Command Timing	126
Figure 76: Postponing REFRESH Commands (Example)	126
Figure 77: Pulling In REFRESH Commands (Example)	126
Figure 78: TCR Mode Example ¹	128
Figure 79: 4Gb with Fine Granularity Refresh Mode Example	131
Figure 80: OFT REFRESH Command Timing	132
Figure 81: Self Refresh Entry/Exit Timing	135
Figure 82: Self Refresh Entry/Exit Timing with CAL Mode	136
Figure 83: Self Refresh Abort	137
Figure 84: Self Refresh Exit with NOP Command	138
Figure 85: Active Power-Down Entry and Exit	140
Figure 86: Power-Down Entry After Read and Read with Auto Precharge	141
Figure 87: Power-Down Entry After Write and Write with Auto Precharge	141
Figure 88: Power-Down Entry After Write	142
Figure 89: Precharge Power-Down Entry and Exit	142
Figure 90: REFRESH Command to Power-Down Entry	143
Figure 91: Active Command to Power-Down Entry	143
Figure 92: PRECHARGE/PRECHARGE ALL Command to Power-Down Entry	144
Figure 93: MRS Command to Power-Down Entry	144
Figure 94: Power-Down Entry/Exit Clarifications – Case 1	145
Figure 95: Active Power-Down Entry and Exit Timing with CAL	145
Figure 96: REFRESH Command to Power-Down Entry with CAL	146
Figure 97: ODT Power-Down Entry with ODT Buffer Disable Mode	147
Figure 98: ODT Power-Down Exit with ODT Buffer Disable Mode	148
Figure 99: CRC Write Data Operation	149
Figure 100: CRC Error Reporting	157
Figure 101: t_{CK} vs. $2t_{CK}$ WRITE Preamble Mode	162
Figure 102: t_{CK} vs. $2t_{CK}$ WRITE Preamble Mode, $t_{CCD} = 4$	163
Figure 103: t_{CK} vs. $2t_{CK}$ WRITE Preamble Mode, $t_{CCD} = 5$	164
Figure 104: t_{CK} vs. $2t_{CK}$ WRITE Preamble Mode, $t_{CCD} = 6$	164
Figure 105: t_{CK} vs. $2t_{CK}$ READ Preamble Mode	165
Figure 106: READ Preamble Training	166
Figure 107: WRITE Postamble	166
Figure 108: READ Postamble	167
Figure 109: Bank Group x4/x8 Block Diagram	168
Figure 110: READ Burst t_{CCD_S} and t_{CCD_L} Examples	169
Figure 111: Write Burst t_{CCD_S} and t_{CCD_L} Examples	170
Figure 112: t_{RRD} Timing	170
Figure 113: t_{WTR_S} Timing (WRITE-to-READ, Different Bank Group, CRC and DM Disabled)	171

Figure 114: ^t WTR_L Timing (WRITE-to-READ, Same Bank Group, CRC and DM Disabled)	171
Figure 115:Read Timing Definition	173
Figure 116:Clock-to-Data Strobe Relationship	174
Figure 117:Data Strobe-to-Data Relationship	175
Figure 118: ^t LZ and ^t HZ Method for Calculating Transitions and Endpoints	176
Figure 119: ^t RPRE Method for Calculating Transitions and Endpoints.	177
Figure 120: ^t RPST Method for Calculating Transitions and Endpoints.	178
Figure 121:READ Burst Operation, RL = 11 (AL = 0, CL = 11, BL8)	179
Figure 122:READ Burst Operation, RL = 21 (AL = 10, CL = 11, BL8)	180
Figure 123:Consecutive READ (BL8) with 1 ^t CK Preamble in Different Bank Group	181
Figure 124:Consecutive READ (BL8) with 2 ^t CK Preamble in Different Bank Group	181
Figure 125:Nonconsecutive READ (BL8) with 1 ^t CK Preamble in Same or Different Bank Group	182
Figure 126:Nonconsecutive READ (BL8) with 2 ^t CK Preamble in Same or Different Bank Group	182
Figure 127:READ (BC4) to READ (BC4) with 1 ^t CK Preamble in Different Bank Group	183
Figure 128:READ (BC4) to READ (BC4) with 2 ^t CK Preamble in Different Bank Group	183
Figure 129:READ (BL8) to READ (BC4) OTF with 1 ^t CK Preamble in Different Bank Group	184
Figure 130:READ (BL8) to READ (BC4) OTF with 2 ^t CK Preamble in Different Bank Group	184
Figure 131:READ (BC4) to READ (BL8) OTF with 1 ^t CK Preamble in Different Bank Group	185
Figure 132:READ (BC4) to READ (BL8) OTF with 2 ^t CK Preamble in Different Bank Group	185
Figure 133:READ (BL8) to WRITE (BL8) with 1 ^t CK Preamble in Same or Different Bank Group	186
Figure 134:READ (BL8) to WRITE (BL8) with 2 ^t CK Preamble in Same or Different Bank Group	186
Figure 135:READ (BC4) OTF to WRITE (BC4) OTF with 1 ^t CK Preamble in Same or Different Bank Group	187
Figure 136:READ (BC4) OTF to WRITE (BC4) OTF with 2 ^t CK Preamble in Same or Different Bank Group	188
Figure 137:READ (BC4) Fixed to WRITE (BC4) Fixed with 1 ^t CK Preamble in Same or Different Bank Group	188
Figure 138:READ (BC4) Fixed to WRITE (BC4) Fixed with 2 ^t CK Preamble in Same or Different Bank Group	189
Figure 139:READ (BC4) to WRITE (BL8) OTF with 1 ^t CK Preamble in Same or Different Bank Group	189
Figure 140:READ (BC4) to WRITE (BL8) OTF with 2 ^t CK Preamble in Same or Different Bank Group	190
Figure 141:READ (BL8) to WRITE (BC4) OTF with 1 ^t CK Preamble in Same or Different Bank Group	191
Figure 142:READ (BL8) to WRITE (BC4) OTF with 2 ^t CK Preamble in Same or Different Bank Group	191
Figure 143:READ to PRECHARGE with 1 ^t CK Preamble	192
Figure 144:READ to PRECHARGE with 2 ^t CK Preamble	193
Figure 145:READ to PRECHARGE with Additive Latency and 1 ^t CK Preamble	193
Figure 146:READ with Auto Precharge and 1 ^t CK Preamble	194
Figure 147:READ with Auto Precharge, Additive Latency, and 1 ^t CK Preamble	194
Figure 148:Consecutive READ (BL8) with 1 ^t CK Preamble and DBI in Different Bank Group	195
Figure 149:Consecutive READ (BL8) with 1 ^t CK Preamble and CA Parity in Different Bank Group	196
Figure 150:READ (BL8) to WRITE (BL8) with 1 ^t CK Preamble and CA Parity in Same or Different Bank Group	196
Figure 151:READ (BL8) to WRITE (BL8 or BC4: OTF) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	197
Figure 152:READ (BC4: Fixed) to WRITE (BC4: Fixed) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	198
Figure 153:Consecutive READ (BL8) with CAL (3 ^t CK) and 1 ^t CK Preamble in Different Bank Group	198
Figure 154:Consecutive READ (BL8) with CAL (4 ^t CK) and 1 ^t CK Preamble in Different Bank Group	199
Figure 155:Write Timing Definition	201
Figure 156:Rx Compliance Mask.	202
Figure 157: ^V _{CENT_DQ} ^V _{REFDQ} Voltage Variation	202
Figure 158:Rx Mask DQ-to-DQS Timings	203
Figure 159:Rx Mask DQ-to-DQS DRAM-Based Timings	204
Figure 160:Example of Data Input Requirements Without Training	205
Figure 161:WRITE Burst Operation, WL = 9 (AL = 0, CWL = 9, BL8)	206
Figure 162:WRITE Burst Operation, WL = 19 (AL = 10, CWL = 9, BL8)	206
Figure 163:Consecutive WRITE (BL8) with 1 ^t CK Preamble in Different Bank Group	207
Figure 164:Consecutive WRITE (BL8) with 2 ^t CK Preamble in Different Bank Group	207
Figure 165:Nonconsecutive WRITE (BL8) with 1 ^t CK Preamble in Same or Different Bank Group	208
Figure 166:Nonconsecutive WRITE (BL8) with 2 ^t CK Preamble in Same or Different Bank Group	209
Figure 167:WRITE (BC4) OTF to WRITE (BC4) OTF with 1 ^t CK Preamble in Different Bank Group	209
Figure 168:WRITE (BC4) OTF to WRITE (BC4) OTF with 2 ^t CK Preamble in Different Bank Group	210

Figure 169:WRITE (BC4) Fixed to WRITE (BC4) Fixed with 1 ^t CK Preamble in Different Bank Group . . .	211
Figure 170:WRITE (BL8) to WRITE (BC4) OTF with 1 ^t CK Preamble in Different Bank Group	211
Figure 171:WRITE (BC4) OTF to WRITE (BL8) with 1 ^t CK Preamble in Different Bank Group	212
Figure 172:WRITE (BL8) to READ (BL8) with 1 ^t CK Preamble in Different Bank Group	212
Figure 173:WRITE (BL8) to READ (BL8) with 1 ^t CK Preamble in Same Bank Group	213
Figure 174:WRITE (BC4) OTF to READ (BC4) OTF with 1 ^t CK Preamble in Different Bank Group	213
Figure 175:WRITE (BC4) OTF to READ (BC4) OTF with 1 ^t CK Preamble in Same Bank Group	214
Figure 176:WRITE (BC4) Fixed to READ (BC4) Fixed with 1 ^t CK Preamble in Different Bank Group	214
Figure 177:WRITE (BC4) Fixed to READ (BC4) Fixed with 1 ^t CK Preamble in Same Bank Group	215
Figure 178:WRITE (BL8/BC4-OTF) to PRECHARGE with 1 ^t CK Preamble	216
Figure 179:WRITE (BC4-Fixed) to PRECHARGE with 1 ^t CK Preamble	216
Figure 180:WRITE (BL8/BC4-OTF) to Auto PRECHARGE with 1 ^t CK Preamble	217
Figure 181:WRITE (BC4-Fixed) to Auto PRECHARGE with 1 ^t CK Preamble	217
Figure 182:WRITE (BL8/BC4-OTF) with 1 ^t CK Preamble and DBI	218
Figure 183:WRITE (BC4-Fixed) with 1 ^t CK Preamble and DBI	218
Figure 184:Consecutive Write (BL8) with 1 ^t CK Preamble and CA Parity in Different Bank Group	219
Figure 185:Consecutive WRITE (BL8/BC4-OTF) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	220
Figure 186:Consecutive WRITE (BC4-Fixed) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	221
Figure 187:Nonconsecutive WRITE (BL8/BC4-OTF) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	221
Figure 188:Nonconsecutive WRITE (BL8/BC4-OTF) with 2 ^t CK Preamble and Write CRC in Same or Different Bank Group	222
Figure 189:WRITE (BL8/BC4-OTF/Fixed) with 1 ^t CK Preamble and Write CRC in Same or Different Bank Group	223
Figure 190:ZQ Calibration Timing	226
Figure 191:Functional Representation of ODT	227
Figure 192:Synchronous ODT Timing with BL8	230
Figure 193:Synchronous ODT with BC4	230
Figure 194:ODT During Reads	231
Figure 195:Dynamic ODT (1 ^t CK Preamble; CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)	233
Figure 196:Dynamic ODT Overlapped with R _{TT(NOM)} (CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)	234
Figure 197:Asynchronous ODT Timings with DLL Off	235
Figure 198:V _{REFDQ} Voltage Range	238
Figure 199:RESET _n Input Slew Rate Definition	241
Figure 200:Single-Ended Input Slew Rate Definition	242
Figure 201:DQ Slew Rate Definitions	243
Figure 202:Rx Mask Relative to ^t DS/ ^t DH	245
Figure 203:Rx Mask Without Write Training	246
Figure 204:TEN Input Slew Rate Definition	247
Figure 205:CT Type-A Input Slew Rate Definition	247
Figure 206:CT Type-B Input Slew Rate Definition	248
Figure 207:CT Type-C Input Slew Rate Definition	249
Figure 208:CT Type-D Input Slew Rate Definition	249
Figure 209:Differential AC Swing and “Time Exceeding AC-Level” ^t DVAC	250
Figure 210:Single-Ended Requirements for CK	251
Figure 211:Differential Input Slew Rate Definition for CK _t , CK _c	252
Figure 212:V _{IX(CK)} Definition	253
Figure 213:Differential Input Signal Definition for DQS _t , DQS _c	254
Figure 214:DQS _t , DQS _c Input Peak Voltage Calculation	255
Figure 215:V _{IXDQS} Definition	255
Figure 216:Differential Input Slew Rate and Input Level Definition for DQS _t , DQS _c	256
Figure 217:ADDR, CMD, CNTL Overshoot and Undershoot Definition	258
Figure 218:CK Overshoot and Undershoot Definition	259
Figure 219:Data, Strobe, and Mask Overshoot and Undershoot Specifications	260
Figure 220:Single-ended Output Slew Rate Definition	261

Figure 221:Differential Output Slew Rate Definition	263
Figure 222:Reference Load For AC Timing and Output Slew Rate	264
Figure 223:Connectivity Test Mode Reference Test Load	264
Figure 224:Connectivity Test Mode Output Slew Rate Definition.	265
Figure 225:Output Driver: Definition of Voltages and Currents	266
Figure 226:Alert Driver	269
Figure 227:ODT Definition of Voltages and Currents.	270
Figure 228:ODT Timing Reference Load	272
Figure 229: ^t ADC Definition with Direct ODT Control	273
Figure 230: ^t ADC Definition with Dynamic ODT Control	274
Figure 231: ^t A0FAS and ^t A0NAS Definitions	274
Figure 232:Thermal Measurement Point	278
Figure 233:Measurement Setup and Test Load for I _{DDx} , I _{DDPx} , and I _{DDQx}	280
Figure 234:Correlation: Simulated Channel I/O Power to Actual Channel I/O Power	280

List of Tables

Table 1:	Key Timing Parameters	2
Table 2:	Addressing	2
Table 3:	Ball Descriptions	20
Table 4:	State Diagram Command Definitions	33
Table 5:	Address Pin Mapping	42
Table 6:	MR0 Register Definition	42
Table 7:	Burst Type and Burst Order	44
Table 8:	Address Pin Mapping	46
Table 9:	MR1 Register Definition	46
Table 10:	Addictive Latency (AL) Settings	48
Table 11:	TDQS Function Matrix	49
Table 12:	Address Pin Mapping	50
Table 13:	MR2 Register Definition	50
Table 14:	Address Pin Mapping	53
Table 15:	MR3 Register Definition	53
Table 16:	Address Pin Mapping	56
Table 17:	MR4 Register Definition	56
Table 18:	Address Pin Mapping	59
Table 19:	MR5 Register Definition	59
Table 20:	Address Pin Mapping	62
Table 21:	MR5 Register Definition	62
Table 22:	Truth Table – Command	64
Table 23:	Truth Table – CKE	66
Table 24:	MR Settings for Leveling Procedures	74
Table 25:	DRAM TERMINATION Function in Leveling Mode	75
Table 26:	Auto Self Refresh Mode	82
Table 27:	MR3 Setting for the MPR Access Mode	84
Table 28:	DRAM Address to MPR UI Translation	85
Table 29:	MPR Page and MPRx Definitions	85
Table 30:	MPR Readout Serial Format	87
Table 31:	MPR Readout – Parallel Format	88
Table 32:	MPR Readout Staggered Format, x4	89
Table 33:	MPR Readout Staggered Format, x4 – Consecutive READs	89
Table 34:	MPR Readout Staggered Format, x8 and x16	89
Table 35:	Mode Register setting for CA Parity	104
Table 36:	Timing Parameter	110
Table 37:	V _{REFDQ} Range and Levels	113
Table 38:	V _{REFDQ} Settings (V _{DDQ} = 1.2V)	118
Table 39:	Connectivity Mode Pin Description and Switching Levels	119
Table 40:	MAC Encoding of MPR Page 3 MPR3	123
Table 41:	Normal t _{REFI} Refresh (TCR Disabled)	127
Table 42:	Normal t _{REFI} Refresh (TCR Enabled)	128
Table 43:	MRS Definition	129
Table 44:	REFRESH Command Truth table	129
Table 45:	t _{REFI} and t _{RFC} Parameters	130
Table 46:	Power-Down Entry Definitions	139
Table 47:	CRC Error Detection Coverage	150
Table 48:	CRC Data Mapping for x4 Devices, BL8	152
Table 49:	CRC Data Mapping for x8 Devices, BL8	152
Table 50:	CRC Data Mapping for x16 Devices, BL8	152
Table 51:	CRC Data Mapping for x4 Devices, BC4	153

Table 52: CRC Data Mapping for x8 Devices, BC4.	154
Table 53: CRC Data Mapping for x16 Devices, BC4	154
Table 54: DBI vs. DM vs. TDQS Function Matrix.	159
Table 55: DBI Write, DQ Frame Format (x8).	159
Table 56: DBI Write, DQ Frame Format (x16)	159
Table 57: DBI Read, DQ Frame Format (x8)	160
Table 58: DBI Read, DQ Frame Format (x16)	160
Table 59: DM vs. TDQS vs. DBI Function Matrix.	161
Table 60: Data Mask, DQ Frame Format (x8)	161
Table 61: Data Mask, DQ Frame Format (x16)	161
Table 62: CWL Selection	163
Table 63: DDR4 Bank Group Timings	169
Table 64: Termination State Table	228
Table 65: Read Termination Disable Window	228
Table 66: ODT Latency at DDR4-1600/-1866/-2133/-2400/-2666/-3200.	229
Table 67: Dynamic ODT Latencies and Timing (1 ^t CK Preamble Mode and CRC Disabled)	232
Table 68: Dynamic ODT Latencies and Timing with Preamble Mode and CRC Mode Matrix	233
Table 69: Absolute Maximum Ratings	236
Table 70: Temperature Range	236
Table 71: Recommended Supply Operating Conditions	237
Table 72: V _{DD} Slew Rate	237
Table 73: Leakages	237
Table 74: V _{REFDQ} Specification	238
Table 75: V _{REFDQ} Range and Levels	240
Table 76: RESET _n Input Levels (CMOS)	240
Table 77: Command and Address Input Levels: DDR4-1600 Through DDR4-2400.	241
Table 78: Command and Address Input Levels: DDR4-2666	241
Table 79: Single-Ended Input Slew Rates	242
Table 80: DQ Input Receiver Specifications	243
Table 81: Rx Mask and ^t DS/ ^t DH Without Write Training	246
Table 82: TEN Input Levels (CMOS).	246
Table 83: CT Type-A Input Levels	247
Table 84: CT Type-B Input Levels	247
Table 85: CT Type-C Input Levels (CMOS)	248
Table 86: CT Type-D Input Levels.	249
Table 87: Differential Input Swing Requirements for CK _t , CK _c	250
Table 88: Minimum Time AC Time ^t DVAC for CK.	251
Table 89: Single-Ended Requirements for CK	252
Table 90: CK Differential Input Slew Rate Definition.	252
Table 91: Cross Point Voltage For CK Differential Input Signals at DDR4-1600 through DDR4-2400.	253
Table 92: Cross Point Voltage For CK Differential Input Signals at DDR4-2600 through DDR4-2933.	253
Table 93: DDR4-1600 through DDR4-2400 Differential Input Swing Requirements for DQS _t , DQS _c	254
Table 94: DDR4-2633 through DDR4-3200 Differential Input Swing Requirements for DQS _t , DQS _c	254
Table 95: Cross Point Voltage For Differential Input Signals DQS.	255
Table 96: DQS Differential Input Slew Rate Definition	256
Table 97: DDR4-1600 through DDR4-2400 Differential Input Slew Rate and Input Levels for DQS _t , DQS _c	256
Table 98: DDR4-1600 through DDR4-2400 Differential Input Swing Requirements for DQS _t , DQS _c	257
Table 99: ADDR, CMD, CNTL Overshoot and Undershoot/Specifications.	258
Table 100: CK Overshoot and Undershoot/Specifications	259
Table 101: Data, Strobe, and Mask Overshoot and Undershoot/Specifications	260
Table 102: Single-Ended Output Levels.	260
Table 103: Single-Ended Output Slew Rate Definition.	261
Table 104: Single-Ended Output Slew Rate.	262

Table 105: Differential Output Levels.	262
Table 106: Differential Output Slew Rate Definition	262
Table 107: Differential Output Slew Rate	263
Table 108: Connectivity Test Mode Output Levels	264
Table 109: Connectivity Test Mode Output Slew Rate	265
Table 110: Strong Mode (34W) Output Driver Electrical Characteristics	267
Table 111: Weak Mode (48W) Output Driver Electrical Characteristics	268
Table 112: Output Driver Sensitivity Definitions.	269
Table 113: Differential Output Slew Rate Definition	269
Table 114: Alert Driver Voltage	270
Table 115: ODT DC Characteristics	271
Table 116: Output Sensitivity Definitions	272
Table 117: ODT Voltage and Temperature Sensitivity	272
Table 118: ODT Timing Definitions	272
Table 119: Reference Settings for ODT Timing Measurements	273
Table 120: DRAM Package Electrical Specifications for x4 and x8 Devices	275
Table 121: DRAM Package Electrical Specifications for x16 Devices	276
Table 122: Pad Input/Output Capacitance.	277
Table 123: Thermal Characteristics	278
Table 124: Basic I_{DD} , I_{PP} , and I_{DDQ} Measurement Conditions.	280
Table 125: I_{DD0} and I_{PP0} Measurement Loop Pattern ¹	284
Table 126: I_{DD1} Measurement Loop Pattern ¹	285
Table 127: I_{DD2N} , I_{DD3N} , and I_{PP3P} Measurement Loop Pattern ¹	286
Table 128: I_{DD2NT} and I_{DDQ2NT} Measurement Loop Pattern ¹	287
Table 129: I_{DD4R} and I_{DDQ4R} Measurement Loop Pattern ¹	288
Table 130: I_{DDW} Measurement Loop Pattern ¹	289
Table 131: I_{DDWc} Measurement Loop Pattern ¹	290
Table 132: I_{DD5b} Measurement Loop Pattern ¹	291
Table 133: I_{DD7} Measurement Loop Pattern ¹	292
Table 134: Timings used I_{DD} , I_{PP} , and I_{DDQ} Measurement Loop Patterns	293
Table 135: I_{DD} , I_{PP} , and I_{DDQ} Current Limits	294
Table 136: DDR4-1600 Speed Bins and Operating Conditions.	296
Table 137: DDR4-1866 Speed Bins and Operating Conditions.	297
Table 138: DDR4-2133 Speed Bins and Operating Conditions.	298
Table 139: DDR4-2400 Speed Bins and Operating Conditions.	299
Table 140: DDR4-2666 Speed Bins and Operating Conditions.	300
Table 141: DDR4-2933 Speed Bins and Operating Conditions.	302
Table 142: Refresh Parameters by Device Density	304

General Notes and Description

Description

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM for the x16 configuration and as a 16-bank DRAM for the x4 and x8 configurations. The DDR4 SDRAM uses an 8n-prefetch architecture to achieve high-speed operation. The 8n-prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins.

A single READ or WRITE operation for the DDR4 SDRAM consists of a single 8n-bit wide, four-clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation), unless specifically stated otherwise.
- Throughout the data sheet, the various figures and text refer to DQs as “DQ.” The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms “_t” and “_c” are used to represent the true and complement of a differential signal pair. These terms replace the previously used notation of “#” and/or overbar characters. For example, differential data strobe pair DQS, DQS# is now referred to as DQS_t, DQS_c.
- The term “_n” is used to represent a signal that is active LOW and replaces the previously used “#” and/or overbar characters. For example: CS# is now referred to as CS_n.
- The terms “DQS” and “CK” found throughout the data sheet are to be interpreted as DQS_t, DQS_c and CK_t, CK_c respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the entire document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated here within is considered undefined, illegal, and not supported, and can result in unknown operation.
- Addressing is denoted as BG[n] for bank group, BA[n] for bank address, and A[n] for row/col address.
- The NOP command is not allowed, except when exiting maximum power savings mode or when entering gear-down mode, and only a DES command should be used.
- Not all features described within this document may be available on the Rev. A (first) version.
- Not all specifications listed are finalized industry standards; best conservative estimates have been provided when an industry standard has not been finalized.
- Although it is implied throughout the specification, the DRAM must be used after V_{DD} has reached the stable power-on level and is achieved by toggling CKE at least once every $8192 \times t_{REFI}$. In the event CKE is fixed HIGH, toggling CS_n at least once every $8192 \times t_{REFI}$ is acceptable.
- Not all features designated in the data sheet may be supported by earlier die revisions due to late definition by JEDEC.

Definitions of the Device-Pin Signal Level

- HIGH: A device pin is driving the logic 1 state.
- LOW: A device pin is driving the logic 0 state.
- High-Z: A device pin is tri-state.
- ODT: A device pin terminates with the ODT setting, which could be terminating or tri-state depending on the mode register setting.

Definitions of the Bus Signal Level

- HIGH: One device on the bus is HIGH, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally V_{DDQ} .
- LOW: One device on the bus is LOW, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally $V_{OL(DC)}$ if ODT was enabled, or V_{SSQ} if High-Z.
- High-Z: All devices on the bus are High-Z. The voltage level on the bus is undefined as the bus is floating.
- ODT: At least one device on the bus is ODT, and all others are High-Z. The voltage level on the bus is nominally V_{DDQ} .

































































































Ball Assignments

Figure 1: 78-Ball – x4, x8 Ball Assignments

	1	2	3	4	5	6	7	8	9	
A	V _{DD}	V _{SSQ}	NF, NF/ TDQS_c				NF, NF/DM_n/ DBI_n/TDQS_t	V _{SSQ}	V _{SS}	A
B	V _{PP}	V _{DDQ}	DQS_c				DQ1	V _{DDQ}	ZQ	B
C	V _{DDQ}	DQ0	DQS_t				V _{DD}	V _{SS}	V _{DDQ}	C
D	V _{SSQ}	DQ4/NC	DQ2				DQ3	DQ5/NC	V _{SSQ}	D
E	V _{SS}	V _{DDQ}	DQ6/NC				DQ7/NC	V _{DDQ}	V _{SS}	E
F	V _{DD}	C2/ODT1	ODT				CK_t	CK_c	V _{DD}	F
G	V _{SS}	C0/CKE1	CKE				CS_n	C1/CS1_n	RFU/TEN	G
H	V _{DD}	WE_n/A14ACT_n					CAS_n/ A15	RAS_n/A16	V _{SS}	H
J	V _{REFCA}	BG0	A10/AP				A12/BC_n	BG1	V _{DD}	J
K	V _{SS}	BA0	A4				A3	BA1	V _{SS}	K
L	RESET_n	A6	A0				A1	A5	ALERT_n	L
M	V _{DD}	A8	A2				A9	A7	V _{PP}	M
N	V _{SS}	A11	PAR				A17/NC	A13	V _{DD}	N

- Notes:
1. See Ball descriptions.
 2. A comma “,” separates the configuration; a slash “/” defines a selectable function. For example: Ball A7 = NF, NF/DM_n/DBI_n/TDQS_t where NF applies to the x4 configuration only. NF/DM_n/DBI_n/TDQS_t applies to the x8 configuration only and is selectable between NF, DM_n, DBI_n, or TDQS_t via MRS.
 3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).
 4. G9 may be RFU and not assigned as TEN on some die revisions as TEN is not required on 4Gb x4 and x8 offerings.

Figure 2: 96-Ball FBGA – x16 Ball Assignments

	1	2	3	4	5	6	7	8	9	
A	 V _{DDQ}	 V _{SSQ}	 DQ8				 UDQS _c	 V _{SSQ}	 V _{DDQ}	A
B	 V _{PP}	 V _{SS}	 V _{DD}				 UDQS _t	 DQ9	 V _{DD}	B
C	 V _{DDQ}	 DQ12	 DQ10				 DQ11	 DQ13	 V _{SSQ}	C
D	 V _{DD}	 V _{SSQ}	 DQ14				 DQ15	 V _{SSQ}	 V _{DDQ}	D
E	 V _{SS}	 NF/UDM _n / UDBI _n	 V _{SSQ}				 NF/LDM _n / LDBI _n	 V _{SSQ}	 V _{SS}	E
F	 V _{SSQ}	 V _{DDQ}	 LDQS _c				 DQ1	 V _{DDQ}	 ZQ	F
G	 V _{DDQ}	 DQ0	 LDQS _t				 V _{DD}	 V _{SS}	 V _{DDQ}	G
H	 V _{SSQ}	 DQ4	 DQ2				 DQ3	 DQ5	 V _{SSQ}	H
J	 V _{DD}	 V _{DDQ}	 DQ6				 DQ7	 V _{DDQ}	 V _{DD}	J
K	 V _{SS}	 CKE	 ODT				 CK _t	 CK _c	 V _{SS}	K
L	 V _{DD}	 WE _n /A14	 ACT _n				 CS _n	 RAS _n /A16	 V _{DD}	L
M	 V _{REFCA}	 BG0	 A10/AP				 A12/BC _n	 CAS _n /A15	 V _{SS}	M
N	 V _{SS}	 BA0	 A4				 A3	 BA1	 TEN	N
P	 RESET _n	 A6	 A0				 A1	 A5	 ALERT _n	P
R	 V _{DD}	 A8	 A2				 A9	 A7	 V _{PP}	R
T	 V _{SS}	 A11	 PAR				 NC	 A13	 V _{DD}	T

- Notes:
1. See Ball Descriptions.
 2. A slash "/" defines a selectable function. For example: Ball E7 = NF/LDM_n. If data mask is enabled via the MRS, ball E7 = LDM_n. If data mask is disabled in the MRS, E7 = NF (no function).
 3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).

Ball Descriptions

The pin description table below is a comprehensive list of all possible pins for DDR4 devices. All pins listed may not be supported on the device defined in this data sheet. See the Ball Assignments section to review all pins used on this device.

Table 3: Ball Descriptions

Symbol	Type	Description
A[17:0]	Input	Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, RAS_n/A16 have additional functions, see individual entries in this table.) The address inputs also provide the op-code during the MODE REGISTER SET command. A16 is used on some 8Gb and 16Gb parts, and A17 is only used on some 16Gb parts.
A10/AP	Input	Auto precharge: A10 is sampled during READ and WRITE commands to determine whether auto precharge should be performed to the accessed bank after a READ or WRITE operation. (HIGH = auto precharge; LOW = no auto precharge.) A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	Burst chop: A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = no burst chop; LOW = burst chopped). See the Command Truth Table.
ACT_n	Input	Command input: ACT_n indicates an ACTIVATE command. When ACT_n (along with CS_n) is LOW, the input pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are treated as row address inputs for the ACTIVATE command. When ACT_n is HIGH (along with CS_n LOW), the input pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are treated as normal commands that use the RAS_n, CAS_n, and WE_n signals. See the Command Truth Table.
BA[1:0]	Input	Bank address inputs: Define the bank (within a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command.
BG[1:0]	Input	Bank group address inputs: Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. BG1 is not used in the x16 configuration.
C0/CKE1, C1/CS1_n, C2/ODT1	Input	Stack address inputs: These inputs are used only when devices are stacked; that is, they are used in 2H, 4H, and 8H stacks for x4 and x8 configurations (these pins are not used in the x16 configuration). DDR4 will support a traditional DDP package, which uses these three signals for control of the second die (CS1_n, CKE1, ODT1). DDR4 is not expected to support a traditional QDP package. For all other stack configurations, such as a 4H or 8H, it is assumed to be a single-load (master/slave) type of configuration where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT signal.
CK_t, CK_c	Input	Clock: Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.
CKE	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After V _{REFCA} has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET_n) are disabled during self refresh.

8Gb: x4, x8, x16 DDR4 SDRAM Ball Descriptions

Table 3: Ball Descriptions

Symbol	Type	Description
CS_n	Input	Chip select: All commands are masked when CS_n is registered HIGH. CS_n provides for external rank selection on systems with multiple ranks. CS_n is considered part of the command code.
DM_n, UDM_n LDM_n	Input	Input data mask: DM_n is an input mask signal for write data. Input data is masked when DM is sampled LOW coincident with that input data during a write access. DM is sampled on both edges of DQS. DM is not supported on x4 configurations. The UDM_n and LDM_n pins are used in the x16 configuration: UDM_n is associated with DQ[15:8]; LDM_n is associated with DQ[7:0]. The DM, DBI, and TDQS functions are enabled by mode register settings. See the Data Mask section.
ODT	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT (R_{TT}) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for the x4 and x8 configurations (when the TDQS function is enabled via mode register). For the x16 configuration, R_{TT} is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable R_{TT} .
PAR	Input	Parity for command and address: This function can be enabled or disabled via the mode register. When enabled, the parity signal covers all command and address inputs, including ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, A[17:0], A10/AP, A12/BC_n, BA[1:0], and BG[1:0] with C0, C1, and C2 on 3DS only devices. Control pins NOT covered by the parity signal are CS_n, CKE, and ODT. Unused address pins that are density- and configuration-specific should be treated internally as 0s by the DRAM parity logic. Command and address inputs will have parity check performed when commands are latched via the rising edge of CK_t and when CS_n is LOW.
RAS_n/A16, CAS_n/A15, WE_n/A14	Input	Command inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n and ACT_n) define the command and/or address being entered. See the ACT_n description in this table.
RESET_n	Input	Active LOW asynchronous reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V_{DD} (960 mV for DC HIGH and 240 mV for DC LOW).
TEN	Input	Connectivity test mode: TEN is active when HIGH and inactive when LOW. TEN must be LOW during normal operation. TEN is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V_{DD} (960mV for DC HIGH and 240mV for DC LOW).
DQ	I/O	Data input/output: Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If write CRC is enabled via mode register, the write CRC code is added at the end of data burst. Any one or all of DQ0, DQ1, DQ2, and DQ3 may be used to monitor the internal V_{REF} level during test via mode register setting MR[4] A[4] = HIGH, training times change when enabled. During this mode, the R_{TT} value should be set to High-Z. This measurement is for verification purposes and is NOT an external voltage supply pin.
DBI_n, UDBI_n, LDBI_n	I/O	DBI input/output: Data bus inversion. DBI_n is an input/output signal used for data bus inversion in the x8 configuration. UDBI_n and LDBI_n are used in the x16 configuration; UDBI_n is associated with DQ[15:8], and LDBI_n is associated with DQ[7:0]. The DBI feature is not supported on the x4 configuration. DBI can be configured for both READ (output) and WRITE (input) operations depending on the mode register settings. The DM, DBI, and TDQS functions are enabled by mode register settings. See the Data Bus Inversion section.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	I/O	Data strobe: Output with READ data, input with WRITE data. Edge-aligned with READ data, centered-aligned with WRITE data. For the x16, DQSL corresponds to the data on DQ[7:0]; DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a single-ended data strobe.


8Gb: x4, x8, x16 DDR4 SDRAM Ball Descriptions

Table 3: Ball Descriptions


Symbol	Type	Description
ALERT_n	Output	Alert output: This signal allows the DRAM to indicate to the system's memory controller that a specific alert or event has occurred. Alerts will include the command/address parity error and the CRC data error when either of these functions is enabled in the mode register.
TDQS_t, TDQS_c	Output	Termination data strobe: TDQS_t and TDQS_c are used by x8 DRAMs only. When enabled via the mode register, the DRAM will enable the same R_{TT} termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/TDQS_t pin will provide the DATA MASK (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations.
V_{DD}	Supply	Power supply: 1.2V $\pm 0.060V$.
V_{DDQ}	Supply	DQ power supply: 1.2V $\pm 0.060V$.
V_{PP}	Supply	DRAM activating power supply: 2.5V $-0.125V/+0.250V$.
V_{REFCA}	Supply	Reference voltage for control, command, and address pins.
V_{SS}	Supply	Ground.
V_{SSQ}	Supply	DQ ground.
ZQ	Reference	Reference ball for ZQ calibration: This ball is tied to an external 240 Ω resistor (RZQ), which is tied to V_{SSQ} .
RFU	–	Reserved for future use.
NC	–	No connect: No internal electrical connection is present.
NF	–	No function: May have internal connection present but has no function.

Package Dimensions


Figure 3: 78-Ball FBGA – x4, x8 “VA”




- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

Figure 4: 78-Ball FBGA – x4, x8 “PM”


- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

Figure 5: 78-Ball FBGA – x4, x8 “WE”



- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

Figure 6: 78-Ball FBGA – x4, x8 “SA”


- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

8Gb: x4, x8, x16 DDR4 SDRAM Package Dimensions


Figure 7: 78-Ball FBGA – x4, x8 “JC”



- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC302 (Pb-free 96.5% Sn, 3% Ag, 0.2% Cu).

8Gb: x4, x8, x16 DDR4 SDRAM Package Dimensions


Figure 8: 96-Ball FBGA – x16 “HA”



- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

8Gb: x4, x8, x16 DDR4 SDRAM Package Dimensions


Figure 9: 96-Ball FBGA – x16 “JY”




- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

8Gb: x4, x8, x16 DDR4 SDRAM Package Dimensions

Figure 10: 96-Ball FBGA – x16 “LY”



- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

Figure 11: 96-Ball FBGA – x16 “DD”


- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu)

State Diagram

This simplified state diagram provides an overview of the possible state transitions and the commands to control them. Situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.

Figure 12: Simplified State Diagram




Table 4: State Diagram Command Definitions

Command	Description
ACT	Active
MPR	Multipurpose register
MRS	Mode register set
PDE	Enter power-down
PDX	Exit power-down
PRE	Precharge
PREA	Precharge all
READ	RD, RDS4, RDS8
READ A	RDA, RDAS4, RDAS8
REF	Refresh, fine granularity refresh
RESET	Start reset procedure
SRE	Self refresh entry
SRX	Self refresh exit
TEN	Boundary scan mode enable
WRITE	WR, WRS4, WRS8 with/without CRC
WRITE A	WRA, WRAS4, WRAS8 with/without CRC
ZQCL	ZQ calibration long
ZQCS	ZQ calibration short

Note: 1. See the Command Truth Table for more details.

Functional Description

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as sixteen banks (4 bank groups with 4 banks for each bank group) for x4/x8 devices, and as eight banks for each bank group (2 bank groups with 4 banks each) for x16 devices. The device uses double data rate (DDR) architecture to achieve high-speed operation. DDR4 architecture is essentially an $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for a device module effectively consists of a single $8n$ -bit-wide, four-clock-cycle-data transfer at the internal DRAM core and eight corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the device are burst-oriented. Accesses start at a selected location and continue for a burst length of eight or a chopped burst of four in a programmed sequence. Operation begins with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BG[1:0] select the bank group for x4/x8, and BG0 selects the bank group for x16; BA[1:0] select the bank, and A[17:0] select the row. See the Addressing section for more details). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst operation, determine if the auto PRE-CHARGE command is to be issued (via A10), and select BC4 or BL8 mode on-the-fly (OTF) (via A12) if enabled in the mode register.

Prior to normal operation, the device must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

NOTE: The use of the NOP command is allowed only when exiting maximum power saving mode or when entering gear-down mode.

RESET and Initialization Procedure

To ensure proper device function, the power-up and reset initialization default values for the following mode register (MR) settings are defined as:

- Gear-down mode (MR3 A[3]): 0 = 1/2 rate
- Per-DRAM addressability (MR3 A[4]): 0 = disable
- Maximum power-saving mode (MR4 A[1]): 0 = disable
- CS to command/address latency (MR4 A[8:6]): 000 = disable
- CA parity latency mode (MR5 A[2:0]): 000 = disable

Power-Up and Initialization Sequence

The following sequence is required for power-up and initialization:

1. Apply power (RESET_n is to be maintained below $0.2 \times V_{DD}$; all other inputs may be undefined). RESET_n needs to be maintained for minimum $t_{PW_RESET_L}$ with stable power. CKE is pulled LOW anytime before RESET_n is being de-asserted (minimum time of 10ns). The power voltage ramp time between 300mV to $V_{DD,min}$ must be no greater than 200ms, and, during the ramp, V_{DD} must be greater than or equal to V_{DDQ} and $(V_{DD} - V_{DDQ}) < 0.3V$. V_{PP} must ramp at the same time or earlier than V_{DD} , and V_{PP} must be equal to or higher than V_{DD} at all times. After V_{DD} has ramped and reached the stable level, the initialization sequence must be started within 64ms.

During power-up, either of the following conditions may exist and must be met:

- Condition A:
 - Apply V_{PP} without any slope reversal before or at the same time as V_{DD} and V_{DDQ} .
 - V_{DD} and V_{DDQ} are driven from a single-power converter output and apply V_{DD}/V_{DDQ} without any slope reversal before or at the same time as V_{TT} and V_{REFCA} .
 - The voltage levels on all balls other than V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} must be less than or equal to V_{DDQ} and V_{DD} on one side and must be greater than or equal to V_{SSQ} and V_{SS} on the other side.
 - V_{TT} is limited to 0.76V MAX when the power ramp is complete.
 - V_{REFCA} tracks $V_{DD}/2$.
 - Condition B:
 - Apply V_{PP} without any slope reversal before or at the same time as V_{DD} .
 - Apply V_{DD} without any slope reversal before or at the same time as V_{DDQ} .
 - Apply V_{DDQ} without any slope reversal before or at the same time as V_{TT} and V_{REFCA} .
 - The voltage levels on all pins other than V_{PP} , V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} must be less than or equal to V_{DDQ} and V_{DD} on one side and must be larger than or equal to V_{SSQ} and V_{SS} on the other side.
2. After RESET_n is de-asserted, wait for another 500 μ s until CKE becomes active. During this time, the device will start internal state initialization; this will be done independently of external clocks. A reasonable attempt was made in the design to power up with the following default MR settings: gear-down mode (MR3 A[3]): 0 = 1/2 rate; per-DRAM addressability (MR3 A[4]): 0 = disable; maximum power-down (MR4 A[1]): 0 = disable; CS to command/address latency (MR4 A[8:6]): 000 = disable; CA parity latency mode (MR5 A[2:0]): 000 = disable. However, it should be assumed that at power up the MR settings are undefined and should be programmed as shown below.
 3. Clocks (CK_t, CK_c) need to be started and stabilized for at least 10ns or 5 t_{CK} (whichever is larger) before CKE goes active. Because CKE is a synchronous signal, the corresponding setup time to clock (t_{IS}) must be met. Also, a DESELECT command must be


8Gb: x4, x8, x16 DDR4 SDRAM RESET and Initialization Procedure

registered (with t_{IS} setup time to clock) at clock edge T_d . After the CKE is registered HIGH after RESET, CKE needs to be continuously registered HIGH until the initialization sequence is finished, including expiration of t_{DLLK} and t_{ZQ_INIT} .

4. The device keeps its ODT in High-Z state as long as RESET_n is asserted. Further, the SDRAM keeps its ODT in High-Z state after RESET_n de-assertion until CKE is registered HIGH. The ODT input signal may be in an undefined state until t_{IS} before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held either LOW or HIGH. If $R_{TT(NOM)}$ is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power-up initialization sequence is finished, including the expiration of t_{DLLK} and t_{ZQ_INIT} .
5. After CKE is registered HIGH, wait a minimum of RESET CKE EXIT time, t_{XPR} , before issuing the first MRS command to load mode register ($t_{XPR} = \text{MAX}(t_{XS}; 5 \times t_{CK})$).
6. Issue MRS command to load MR3 with all application settings, wait t_{MRD} .
7. Issue MRS command to load MR6 with all application settings, wait t_{MRD} .
8. Issue MRS command to load MR5 with all application settings, wait t_{MRD} .
9. Issue MRS command to load MR4 with all application settings, wait t_{MRD} .
10. Issue MRS command to load MR2 with all application settings, wait t_{MRD} .
11. Issue MRS command to load MR1 with all application settings, wait t_{MRD} .
12. Issue MRS command to load MR0 with all application settings, wait t_{MOD} .
13. Issue a ZQCL command to start ZQ calibration.
14. Wait for t_{DLLK} and t_{ZQ_INIT} to complete.
15. The device will be ready for normal operation.

8Gb: x4, x8, x16 DDR4 SDRAM RESET and Initialization Procedure

Figure 13: RESET and initialization Sequence at Power-On Ramping



- Notes:
1. From time point Td until Tk, a DES command must be applied between MRS and ZQCL commands.
 2. MRS commands must be issued to all mode registers that have defined settings.
 3. In general, there is no specific sequence for setting the MRS locations (except for dependent or co-related features, such as ENABLE DLL in MR1 prior to RESET DLL in MR0, for example).
 4. TEN is not shown; however, it is assumed to be held LOW.

8Gb: x4, x8, x16 DDR4 SDRAM RESET and Initialization Procedure


RESET Initialization with Stable Power Sequence

The following sequence is required for RESET at no power interruption initialization:

1. Assert RESET_n below $0.2 \times V_{DD}$ any time reset is needed (all other inputs may be undefined). RESET must be maintained for a minimum of 100ns. CKE is pulled LOW before RESET_n is de-asserted (minimum time 10ns).
2. Follow Steps 2 to 7 in the Reset and Initialization Sequence at Power-on Ramping procedure.

When the reset sequence is complete, the device is ready for normal operation.

Figure 14: RESET Procedure at Power Stable Ramping



- Notes:
1. From time point Td until Tk, a DES command must be applied between MRS and ZQCL commands.
 2. MRS commands must be issued to all mode registers that have defined settings.
 3. In general, there is no specific sequence for setting the MRS locations (except for dependent or co-related features, such as ENABLE DLL in MR1 prior to RESET DLL in MR0, for example).
 4. TEN is not shown; however, it is assumed to be held LOW.

Uncontrolled Power-Down Sequence

In the event of an uncontrolled ramping down of V_{PP} supply, V_{PP} is allowed to be less than V_{DD} provided the following conditions are met:

- Condition A: V_{PP} and V_{DD}/V_{DDQ} are ramping down (as part of turning off) from normal operating levels.
- Condition B: The amount that V_{PP} may be less than V_{DD}/V_{DDQ} is less than or equal to 500mV.
- Condition C: The time V_{PP} may be less than V_{DD} is $\leq 10\text{ms}$ per occurrence with a total accumulated time in this state $\leq 100\text{ms}$.
- Condition D: The time V_{PP} may be less than 2.0V and above V_{SS} while turning off is $\leq 15\text{ms}$ per occurrence with a total accumulated time in this state $\leq 150\text{ms}$.

Programming Mode Registers


For application flexibility, various functions, features, and modes are programmable in seven mode registers (MR_n) provided by the device as user defined variables that must be programmed via a MODE REGISTER SET (MRS) command. Because the default values of the mode registers are not defined, contents of mode registers must be fully initialized and/or re-initialized; that is, they must be written after power-up and/or reset for proper operation. The contents of the mode registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS and DLL RESET commands do not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The MRS command cycle time, t_{MRD} , is required to complete the WRITE operation to the mode register and is the minimum time required between the two MRS commands shown in the t_{MRD} Timing figure.

Some of the mode register settings affect address/command/control input functionality. In these cases, the next MRS command can be allowed when the function being updated by the current MRS command is completed. These MRS commands don't apply t_{MRD} timing to the next MRS command; however, the input cases have unique MR setting procedures, so refer to individual function descriptions:


- Gear-down mode
- Per-DRAM addressability
- Maximum power saving mode
- CS to command/address latency
- CA parity latency mode
- V_{REFDQ} training value
- V_{REFDQ} training mode
- V_{REFDQ} training range

Some mode register settings may not be supported because they are not required by certain speed bins.

Figure 15: t^{MRD} Timing


- Notes: 1. This timing diagram depicts CA parity mode “disabled” case.
2. t^{MRD} applies to all MRS commands with the following exceptions:
Gear-down mode
CA parity mode
CAL mode
Per-DRAM addressability mode
 V_{REFDQ} training value, V_{REFDQ} training mode, and V_{REFDQ} training range

The MRS command to nonMRS command delay, t^{MOD} , is required for the DRAM to update features, except DLL RESET. t^{MOD} is the minimum time required from an MRS command to a nonMRS command, excluding DES, as shown in the t^{MOD} Timing figure.

Figure 16: t^{MOD} Timing


- Notes: 1. This timing diagram depicts CA parity mode “disabled” case.
2. t^{MOD} applies to all MRS commands with the following exceptions:
DLL enable
Gear-down mode
 V_{REFDQ} training value, internal V_{REF} training monitor, V_{REFDQ} training mode, and V_{REFDQ} training range
Maximum power savings mode
Per-DRAM addressability mode
CA parity mode

The mode register contents can be changed using the same command and timing requirements during normal as long as the device is in idle state; that is, all banks are in the precharged state with t^{RP} satisfied, all data bursts are completed, and CKE is HIGH

8Gb: x4, x8, x16 DDR4 SDRAM Programming Mode Registers

prior to writing into the mode register. If the $R_{TT(NOM)}$ feature is enabled in the mode register prior to and/or after an MRS command, the ODT signal must continuously be registered LOW, ensuring R_{TT} is in an off state prior to the MRS command. The ODT signal may be registered HIGH after t_{MOD} has expired. If the $R_{TT(NOM)}$ feature is disabled in the mode register prior to and after an MRS command, the ODT signal can be registered either LOW or HIGH before, during, and after the MRS command. The mode registers are divided into various fields depending on functionality and modes.

In some mode register setting cases, function updating takes longer than t_{MOD} . This type of MRS does not apply t_{MOD} timing to the next valid command, excluding DES. These MRS command input cases have unique MR setting procedures, so refer to individual function descriptions.

Mode Register 0

Mode register 0 (MR0) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR0 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR0 Register Definition table.

Table 5: Address Pin Mapping

Address bus	BG1	BG0	BA1	BA0	A17	RA S_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode Register	21	20	19	18	17	–	–	–	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Notes: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 6: MR0 Register Definition

Mode Register	Description
21	RFU 0 = Must be programmed to 0 1 = Reserved
20:18	MR select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	N/A on 4Gb and 8Gb, RFU 0 = Must be programmed to 0 1 = Reserved
13, 11:9	WR (WRITE recovery)/RTP (READ-to-PRECHARGE) 0000 = 10 / 5 clocks ¹ 0001 = 12 / 6 clocks ¹ 0010 = 14 / 7 clocks ¹ 0011 = 16 / 8 / clocks ¹ 0100 = 18 / 9 clocks ¹ 0101 = 20 / 10 clocks ¹ 0110 = 24 / 12 clocks ¹ 0111 = 22 / 11 clocks ¹ 1000 = 26 / 13 clocks ¹ 1001 through 1111 = Reserved
8	DLL reset 0 = No 1 = Yes
7	Test mode (TM) – Manufacturer use only 0 = Normal operating mode, must be programmed to 0

Table 6: MR0 Register Definition

Mode Register	Description
12, 6:4, 2	CAS latency (CL) – Delay in clock cycles from the internal READ command to first data-out 00000 = 9 clocks ¹ 00001 = 10 clocks 00010 = 11 clocks ¹ 00011 = 12 clocks 00100 = 13 clocks ¹ 00101 = 14 clocks 00110 = 15 clocks ¹ 00111 = 16 clocks 01000 = 18 clocks 01001 = 20 clocks 01010 = 22 clocks 01011 = 24 clocks 01100 = 23 clocks ¹ 01101 = 17 clocks ¹ 01110 = 19 clocks ¹ 01111 = 21 clocks ¹ 10000 = 25 clocks (3DS use only) 10001 = 26 clocks 10010 = 27 clocks (3DS use only) 10011 = 28 clocks 10100 = 29 clocks ¹ 10101 = 30 clocks 10110 = 31 clocks ¹ 10111 = 32 clocks
3	Burst type (BT) – Data burst ordering within a READ or WRITE burst access 0 = Nibble sequential 1 = Interleave
1:0	Burst length (BL) – Data burst size associated with each read or write access 00 = BL8 (fixed) 01 = BC4 or BL8 (on-the-fly) 10 = BC4 (fixed) 11 = Reserved

Notes: 1. Not allowed when 1/4 rate gear-down mode is enabled.

Burst, Length, Type, and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The ordering of accesses within a burst is determined by the burst length, burst type, and the starting column address as shown in the following table. Burst length options include fixed BC4, fixed BL8, and on-the-fly (OTF), which allows BC4 or BL8 to be selected coincidentally with the registration of a READ or WRITE command via A12/BC_n.

Table 7: Burst Type and Burst Order

Note 1 applies to the entire table

Burst Length	READ/ WRITE	Starting Column Address (A[2, 1, 0])	Burst Type = Sequential (Decimal)	Burst Type = Interleaved (Decimal)	Notes
BC4	READ	0 0 0	0, 1, 2, 3, T, T, T, T	0, 1, 2, 3, T, T, T, T	
		0 0 1	1, 2, 3, 0, T, T, T, T	1, 0, 3, 2, T, T, T, T	
		0 1 0	2, 3, 0, 1, T, T, T, T	2, 3, 0, 1, T, T, T, T	
		0 1 1	3, 0, 1, 2, T, T, T, T	3, 2, 1, 0, T, T, T, T	
		1 0 0	4, 5, 6, 7, T, T, T, T	4, 5, 6, 7, T, T, T, T	
		1 0 1	5, 6, 7, 4, T, T, T, T	5, 4, 7, 6, T, T, T, T	
		1 1 0	6, 7, 4, 5, T, T, T, T	6, 7, 4, 5, T, T, T, T	
		1 1 1	7, 4, 5, 6, T, T, T, T	7, 6, 5, 4, T, T, T, T	
	WRITE	0, V, V	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X	
		1, V, V	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X	
BL8	READ	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
		0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	
		0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	
		0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	
		1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
		1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	
		1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	
		1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	
	WRITE	V, V, V	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	

- Notes: 1. 0...7 bit number is the value of CA[2:0] that causes this bit to be the first read during a burst.
2. When setting burst length to BC4 (fixed) in MR0, the internal WRITE operation starts two clock cycles earlier than for the BL8 mode, meaning the starting point for t_{WR} and t_{WTR} will be pulled in by two clocks. When setting burst length to OTF in MR0, the internal WRITE operation starts at the same time as a BL8 (even if BC4 was selected during column time using A12/BC4_n) meaning that if the OTF MR0 setting is used, the starting point for t_{WR} and t_{WTR} will not be pulled in by two clocks as described in the BC4 (fixed) case.
3. T = Output driver for data and strobes are in High-Z.
V = Valid logic level (0 or 1), but respective buffer input ignores level on input pins.
X = "Don't Care."

CAS Latency

The CAS latency (CL) setting is defined in the MR0 Register Definition table. CAS latency is the delay, in clock cycles, between the internal READ command and the availability of the first bit of output data. The device does not support half-clock latencies. The overall read latency (RL) is defined as additive latency (AL) + CAS latency (CL): $RL = AL + CL$.

Test Mode

The normal operating mode is selected by MR0[7] and all other bits set to the desired values shown in the MR0 Register Definition table. Programming MR0[7] to a value of 1 places the device into a DRAM manufacturer-defined test mode to be used only by the manufacturer, not by the end user. No operations or functionality is specified if MR0[7] = 1.

Write Recovery(WR)/READ-to-PRECHARGE

The programmed write recovery (WR) value is used for the auto precharge feature along with t_{RP} to determine t_{DAL} . WR for auto precharge (MIN) in clock cycles is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up to the next integer: $WR (MIN) \text{ cycles} = \text{roundup} (t_{WR}[ns]/t_{CK}[ns])$. The WR value must be programmed to be equal to or larger than $t_{WR} (MIN)$. When both DM and write CRC are enabled in the mode register, the device calculates CRC before sending the write data into the array; t_{WR} values will change when enabled. If there is a CRC error, the device blocks the WRITE operation and discards the data.

Internal READ-to-PRECHARGE (RTP) command delay for auto precharge (MIN) in clock cycles is calculated by dividing t_{RTP} (in ns) by t_{CK} (in ns) and rounding up to the next integer: $RTP (MIN) \text{ cycles} = \text{roundup} (t_{RTP}[ns]/t_{CK}[ns])$. The RTP value in the mode register must be programmed to be equal to or larger than $RTP (MIN)$. The programmed RTP value is used with t_{RP} to determine the ACT timing to the same bank.

DLL RESET

The DLL reset bit is self-clearing, meaning that it returns to the value of 0 after the DLL RESET function has been issued. After the DLL is enabled, a subsequent DLL RESET should be applied. Any time the DLL RESET function is used, t_{DLLK} must be met before functions requiring the DLL can be used, such as READ commands or synchronous ODT operations, for example.).

Mode Register 1

Mode register 1 (MR1) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR1 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR1 Register Definition table.

Table 8: Address Pin Mapping

Address bus	BG1	BG0	BA1	BA0	A17	RA S_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode Register	21	20	19	18	17	–	–	–	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Notes: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 9: MR1 Register Definition

Mode Register	Description
21	RFU 0 = Must be programmed to 0 1 = Reserved
20:18	MR select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	N/A on 4Gb and 8Gb, RFU 0 = Must be programmed to 0 1 = Reserved
13	RFU 0 = Must be programmed to 0 1 = Reserved
12	Data output disable (Qoff) – Output buffer disable 0 = Enabled (normal operation) 1 = Disabled (both ODI and R _{TT})
11	Termination data strobe (TDQS) – Additional termination pins (x8 configuration only) 0 = TDQS disabled 1 = TDQS enabled
10, 9, 8	Nominal ODT (R_{TT(NOM)}) – Data bus termination setting 000 = R _{TT(NOM)} disabled 001 = RZQ/4 (60 ohm) 010 = RZQ/2 (120 ohm) 011 = RZQ/6 (40 ohm) 100 = RZQ/1 (240 ohm) 101 = RZQ/5 (48 ohm) 110 = RZQ/3 (80 ohm) 111 = RZQ/7 (34 ohm)

Table 9: MR1 Register Definition

Mode Register	Description
7	Write leveling (WL) – Write leveling mode 0 = Disabled (normal operation) 1 = Enabled (enter WL mode)
6, 5	RFU 0 = Must be programmed to 0 1 = Reserved
4, 3	Additive latency (AL) – Command additive latency setting 00 = 0 (AL disabled) 01 = CL - 1 ¹ 10 = CL - 2 11 = Reserved
2, 1	Output driver impedance (ODI) – Output driver impedance setting 00 = RZQ/7 (34 ohm) 01 = RZQ/5 (48 ohm) 10 = Reserved (Although not JEDEC-defined and not tested, this setting will provide RZQ/6 or 40 ohm) 11 = Reserved
0	DLL enable – DLL enable feature 0 = DLL disabled 1 = DLL enabled (normal operation)

Notes: 1. Not allowed when 1/4 rate gear-down mode is enabled.

DLL Enable/DLL Disable

The DLL must be enabled for normal operation and is required during power-up initialization and upon returning to normal operation after having the DLL disabled. During normal operation (DLL enabled with MR1[0]) the DLL is automatically disabled when entering the SELF REFRESH operation and is automatically re-enabled upon exit of the SELF REFRESH operation. Any time the DLL is enabled and subsequently reset, ^tDLLK clock cycles must occur before a READ or SYNCHRONOUS ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the ^tDQSCK, ^tAON, or ^tAOF parameters.

During ^tDLLK, CKE must continuously be registered HIGH. The device does not require DLL for any WRITE operation, except when R_{TT(WR)} is enabled and the DLL is required for proper ODT operation.

The direct ODT feature is not supported during DLL off mode. The ODT resistors must be disabled by continuously registering the ODT pin LOW and/or by programming the R_{TT(NOM)} bits MR1[9,6,2] = 000 via an MRS command during DLL off mode.

The dynamic ODT feature is not supported in DLL off mode; to disable dynamic ODT externally, use the MRS command to set R_{TT(WR)}, MR2[10:9] = 00.

Output Driver Impedance Control

The output driver impedance of the device is selected by MR1[2,1], as shown in the MR1 Register Definition table.

ODT $R_{TT(NOM)}$ Values

The device is capable of providing three different termination values: $R_{TT(Static)}$, $R_{TT(NOM)}$, and $R_{TT(WR)}$. The nominal termination value, $R_{TT(NOM)}$, is programmed in MR1. A separate value, $R_{TT(WR)}$, may be programmed in MR2 to enable a unique R_{TT} value when ODT is enabled during WRITE operations. The $R_{TT(WR)}$ value can be applied during WRITE commands even when $R_{TT(NOM)}$ is disabled. A third R_{TT} value, $R_{TT(Static)}$, is programmed in MR5. $R_{TT(Static)}$ provides a termination value when the ODT signal is LOW.

Additive Latency

The ADDITIVE LATENCY (AL) operation is supported to make command and data buses efficient for sustainable bandwidths in the device. In this operation, the device allows a READ or WRITE command (either with or without auto precharge) to be issued immediately after the ACTIVATE command. The command is held for the time of AL before it is issued inside the device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL) register settings. WRITE latency (WL) is controlled by the sum of the AL and CAS WRITE latency (CWL) register settings.

Table 10: Addictive Latency (AL) Settings

A4	A3	AL
0	0	0 (AL disabled)
0	1	CL - 1
1	0	CL - 2
1	1	Reserved

Notes: 1. AL has a value of CL - 1 or CL - 2 based on the CL values programmed in the MR0 register.

Write Leveling

For better signal integrity, the device uses fly-by topology for the commands, addresses, control signals, and clocks. Fly-by topology benefits from a reduced number of stubs and their lengths, but it causes flight-time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the controller to maintain t_{DQSS} , t_{DSS} , and t_{DSH} specifications. Therefore, the device supports a write leveling feature that allows the controller to compensate for skew.

Output Disable

The device outputs may be enabled/disabled by MR1[12] as shown in the MR1 Register Definition table. When MR1[12] is enabled (MR1[12] = 1) all output pins (such as DQ and DQS) are disconnected from the device, which removes any loading of the output drivers. For example, this feature may be useful when measuring module power. For normal operation, set MR1[12] to 0.

Termination Data Strobe

Termination data strobe (TDQS) is a feature of the x8 device and provides additional termination resistance outputs that may be useful in some system configurations. Because this function is available only in a x8 configuration, it must be disabled for x4 and x16 configurations.

8Gb: x4, x8, x16 DDR4 SDRAM Mode Register 1

While TDQS is not supported in x4 or x16 configurations, the same termination resistance function that is applied to the TDQS pins is applied to the DQS pins when enabled via the mode register.

The TDQS, DBI, and DATA MASK (DM) functions share the same pin. When the TDQS function is enabled via the mode register, the DM and DBI functions are not supported. When the TDQS function is disabled, the DM and DBI functions can be enabled separately.

Table 11: TDQS Function Matrix

TDQS	Data Mask (DM)	WRITE DBI	READ DBI
Disabled	Enabled	Disabled	Enabled or disabled
	Disabled	Enabled	Enabled or disabled
	Disabled	Disabled	Enabled or disabled
Enabled	Disabled	Disabled	Disabled

Mode Register 2

Mode register 2 (MR2) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR2 is written by issuing the MRS command while controlling the states of the BG_x, BA_x, and A_x address pins. The mapping of address pins during the MRS command is shown in the following MR2 Register Definition table.

Table 12: Address Pin Mapping

Address bus	BG1	BG0	BA1	BA0	A17	RA S _n	CAS _n	WE _n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode Register	21	20	19	18	17	–	–	–	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Notes: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 13: MR2 Register Definition

Mode Register	Description
21	RFU 0 = Must be programmed to 0 1 = Reserved
20:18	MR select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	N/A on 4Gb and 8Gb, RFU 0 = Must be programmed to 0 1 = Reserved
13	TRR mode 0 = Disabled 1 = Enabled
12	WRITE data bus CRC 0 = Disabled 1 = Enabled
11:9	Dynamic ODT (R_{TT(WR)}) – Data bus termination setting during WRITES 000 = R _{TT(WR)} disabled (WRITE does not affect R _{TT} value) 001 = RZQ/2 (120 ohm) 010 = RZQ/1 (240 ohm) 011 = High-Z 100 = RZQ/3 (80 ohm) 101 = Reserved 110 = Reserved 111 = Reserved

Table 13: MR2 Register Definition

Mode Register	Description
7:6	Low-power auto self refresh (LPASR) – Mode summary 00 = Manual mode - Normal operating temperature range (T_C : 0°C–85°C) 01 = Manual mode - Reduced operating temperature range (T_C : 0°C–45°C) 10 = Manual mode - Extended operating temperature range (T_C : 0°C–95°C) 11 = ASR mode - Automatically switching among all modes
5:3	CAS WRITE latency (CWL) – Delay in clock cycles from the internal WRITE command to first data-in 1stCK WRITE preamble 000 = 9 (DDR4-1600) ¹ 001 = 10 (DDR4-1866) 010 = 11 (DDR4-2133/1600) ¹ 011 = 12 (DDR4-2400/1866) 100 = 14 (DDR4-2666/2133) 101 = 16 (DDR4-3200/2400) 110 = 18 (DDR4-2666) 111 = 20 (DDR4-3200) CAS WRITE latency (CWL) – Delay in clock cycles from the internal WRITE command to first data-in 2ndCK WRITE preamble 000 = N/A 001 = N/A 010 = N/A 011 = N/A 100 = 14 (DDR4-2400) 101 = 16 (DDR4-2666/2400) 110 = 18 (DDR4-3200/2666) 111 = 20 (DDR4-3200)
8, 2	TRR mode - BG n control 00 = BG0 01 = BG1 10 = BG2 11 = BG3
1:0	TRR mode - BA n control 00 = BA0 01 = BA1 10 = BA2m11 = BA3

Notes: 1. Not allowed when 1/4 rate gear-down mode is enabled.

CAS WRITE Latency

CAS WRITE latency (CWL) is defined by MR2[5:3] as shown in the MR2 Register Definition table. CWL is the delay, in clock cycles, between the internal WRITE command and the availability of the first bit of input data. The device does not support any half-clock latencies. The overall WRITE latency (WL) is defined as additive latency (AL) + parity latency (PL) + CAS WRITE latency (CWL): $WL = AL + PL + CWL$.

Low-Power Auto Self Refresh

Low-power auto self refresh (LPASR) is supported in the device. Applications requiring SELF REFRESH operation over different temperature ranges can use this feature to optimize the I_{DD6} current for a given temperature range as specified in the MR2 Register Definition table.

Dynamic ODT

In certain applications and to further enhance signal integrity on the data bus, it is desirable to change the termination strength of the device without issuing an MRS command. This may be done by configuring the dynamic ODT ($R_{TT(WR)}$) settings in MR2[11:9]. In write leveling mode, only $R_{TT(NOM)}$ is available.

Write Cyclic Redundancy Check Data Bus

The write cyclic redundancy check (CRC) data bus feature during writes has been added to the device. When enabled via the mode register, the data transfer size goes from the normal 8-bit (BL8) frame to a larger 10-bit UI frame, and the extra two UIs are used for the CRC information.

Target Row Refresh Mode

For the device, rows can be accessed a limited number of times within a certain time period before adjacent rows require refresh. The maximum activate count (MAC) is the maximum number of activates that a single row can sustain within a time interval of equal to or less than the maximum activate window (t_{MAW}) before the adjacent rows need to be refreshed regardless of how the activates are distributed over t_{MAW} . The row receiving the excessive activates is the target row (TR_n); the two adjacent rows to be refreshed are the victim rows.

When the MAC limit is reached on TR_n , either the device must receive (roundup of t_{MAW}/t_{REFI}) REFRESH commands (REF) before another row activate is issued, or it needs to be placed into targeted row refresh (TRR) mode. The TRR mode will refresh the rows adjacent to the TR_n that encountered the MAC limit. There could be one or two target rows in a bank associated to one victim row. The cumulative value of the activates from two target rows on a victim row should not exceed the MAC value as well. When the temperature controlled refresh (TCR) mode is enabled, t_{MAW} should be adjusted depending on the TCR range as shown in the following table.

Using TRR mode is not required, and in some cases has been rendered inoperable, as the device automatically performs TRR Mode in the background.

Mode Register 3

Mode register 3 (MR3) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR3 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR3 Register Definition table.

Table 14: Address Pin Mapping

Address bus	BG1	BG0	BA1	BA0	A17	RA S_n	CA S_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode Register	21	20	19	18	17	–	–	–	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Notes: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 15: MR3 Register Definition

Mode Register	Description
21	RFU 0 = Must be programmed to 0 1 = Reserved
20:18	MR select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	N/A on 4Gb and 8Gb, RFU 0 = Must be programmed to 0 1 = Reserved
13	RFU 0 = Must be programmed to 0 1 = Reserved
12:11	Multipurpose register (MPR) – Read format 00 = Serial 01 = Parallel 10 = Staggered 11 = Reserved
10:9	WRITE CMD latency when CRC/DM enabled 00 = 4CK (DDR4-1600) 01 = 5CK (DDR4-1866/2133/2400) 10 = 6CK (DDR4-2666/3200) 11 = Reserved

Table 15: MR3 Register Definition

Mode Register	Description
8:6	Fine granularity refresh mode 000 = Normal mode (fixed 1x) 001 = Fixed 2x 010 = Fixed 4x 011 = Reserved 100 = Reserved 101 = On-the-fly 1x/2x 110 = On-the-fly 1x/4x 111 = Reserved
5	Temperature sensor status 0 = Disabled 1 = Enabled
4	Per-DRAM addressability 0 = Normal operation (disabled) 1 = Enable
3	Gear-down mode – Ratio of internal clock to external data rate 0 = [1:1]; (1/2 rate data) 1 = [2:1]; (1/4 rate data)
2	Multipurpose register (MPR) access 0 = Normal operation 1 = Data flow from MPR
1:0	MPR page select 00 = Page 0 01 = Page 1 10 = Page 2 11 = Page 3 (restricted for DRAM manufacturer use only)

Multipurpose Register

The multipurpose register (MPR) is used for several features:

- Readout of the contents of the MR_n registers
- WRITE and READ system patterns used for data bus calibration

Readout of the error frame when the command address parity feature is enabled

To enable MPR, issue an MRS command to MR3[2] = 1. MR3[12:11] define the format of read data from the MPR. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and t_{RP} met). After MPR is enabled, any subsequent RD or RDA commands will be redirected to a specific mode register.

The mode register location is specified with the READ command using address bits. The MR is split into upper and lower halves to align with a burst length limitation of 8.

Power-down mode, SELF REFRESH, and any other nonRD/RDA or nonWR/WRA commands are not allowed during MPR mode. The RESET function is supported during MPR mode, which requires device re-initialization.

WRITE Command Latency When CRC/DM is Enabled

The WRITE command latency (WCL) must be set when both write CRC and DM are enabled for write CRC persistent mode. This provides the extra time required when completing a WRITE burst when write CRC and DM are enabled.

Fine Granularity Refresh Mode

This mode had been added to DDR4 to help combat the performance penalty due to refresh lockout at high densities. Shortening t_{RFC} and increasing cycle time allows more accesses to the chip and can produce higher bandwidth.

Temperature Sensor Status

This mode directs the DRAM to update the temperature sensor status at MPR Page 2, MPR0 [4,3]. The temperature sensor setting should be updated within 32ms; when an MPR read of the temperature sensor status bits occurs, the temperature sensor status should be no older than 32ms.

Per-DRAM Addressability

This mode allows commands to be masked on a per device basis providing any device in a rank (devices sharing the same command and address signals) to be programmed individually. As an example, this feature can be used to program different ODT or V_{REF} values on DRAM devices within a given rank.

Gear-Down Mode

The device defaults in 1/2 rate (1N) clock mode and uses a low frequency MRS command followed by a sync pulse to align the proper clock edge for operating the control lines CS_n, CKE, and ODT when in 1/4 rate (2N) mode. For operation in 1/2 rate mode, no MRS command or sync pulse is required.

Mode Register 4

Mode register 4 (MR4) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR4 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR4 Register Definition table.

Table 16: Address Pin Mapping

Address bus	BG1	BG0	BA1	BA0	A17	RA S_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode Register	21	20	19	18	17	–	–	–	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Notes: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 17: MR4 Register Definition

Mode Register	Description
21	RFU 0 = Must be programmed to 0 1 = Reserved
20:18	MR select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	N/A on 4Gb and 8Gb, RFU 0 = Must be programmed to 0 1 = Reserved
13	Post Package Repair (PPR mode) 0 = Disabled 1 = Enabled
12	WRITE preamble setting 0 = 1 ^t CK toggle ¹ 1 = 2 ^t CK toggle
11	READ preamble setting 0 = 1 ^t CK toggle ¹ 1 = 2 ^t CK toggle (When operating in 2 ^t CK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^t CK range.)
10	READ preamble training 0 = Disabled 1 = Enabled
9	Self refresh abort mode 0 = Disabled 1 = Enabled

Table 17: MR4 Register Definition

Mode Register	Description
8:6	CMD (CAL) address latency 000 = 0 clocks (disabled) 001 = 3 clocks ¹ 010 = 4 clocks 011 = 5 clocks ¹ 100 = 6 clocks 101 = 8 clocks 110 = Reserved 111 = Reserved
5	soft Post Package Repair (sPPR mode) 0 = Disabled 1 = Enabled
4	Internal V_{REF} monitor 0 = Disabled 1 = Enabled
3	Temperature controlled refresh mode 0 = Disabled 1 = Enabled
2	Temperature controlled refresh range 0 = Normal temperature mode 1 = Extended temperature mode
1	Maximum power savings mode 0 = Normal operation 1 = Enabled
0	RFU 0 = Must be programmed to 0 1 = Reserved

Notes: 1. Not allowed when 1/4 rate gear-down mode is enabled.

Post Package Repair Mode

The post package repair (PPR) mode feature is JEDEC optional for 4Gb DDR4 memories. Performing an MPR read to page 2 MPR0 [7] indicates whether PPR mode is available (A7 = 1) or not available (A7 = 0). PPR mode provides a simple and easy repair method of the device after placed in the system. One row per bank group can be repaired. The repair process is irrevocable so great care should be exercised when using.

Soft Post Package Repair Mode

The soft post package repair (sPPR) mode feature is JEDEC optional for 4Gb and 8Gb DDR4 memories. Performing an MPR read to page 2 MPR0 [6] indicates whether sPPR mode is available (A6 = 1) or not available (A6 = 0). sPPR mode provides a simple and easy repair method of the device after placed in the system. One row per bank group can be repaired. The repair process is revocable reset or power-down.

WRITE Preamble

Programmable WRITE preamble, ^tWPRE, can be set to 1^tCK or 2^tCK via the MR3 register. The 1^tCK setting is similar to DDR3. However, when operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable ^tCK range.

READ Preamble

Programmable READ preamble t_{RPRE} can be set to $1t_{\text{CK}}$ or $2t_{\text{CK}}$ via the MR3 register. Both the $1t_{\text{CK}}$ and $2t_{\text{CK}}$ DDR4 preamble settings are different from that defined for the DDR3 SDRAM. Both DDR4 READ preamble settings may require the memory controller to train (or read level) its data strobe receivers using the READ preamble training.

When operating in $2t_{\text{CK}}$ WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range. Some even settings will require addition of 2 clocks. If the alternate longer CWL was used, the additional clocks will not be required.

READ Preamble Training

Programmable READ preamble training can be set to $1t_{\text{CK}}$ or $2t_{\text{CK}}$. This mode can be used by the memory controller to train or READ level its data strobe receivers.

Temperature-Controlled Refresh

When temperature-controlled refresh mode is enabled, the device may adjust the internal refresh period to be longer than t_{REFI} of the normal temperature range by skipping external REFRESH commands with the proper gear ratio. For example, the DRAM temperature sensor detected less than 45°C. Normal temperature mode covers the range of 0°C to 85°C, while the extended temperature range covers 0°C to 95°C.

Command Address Latency

COMMAND ADDRESS LATENCY (CAL) is a power savings feature and can be enabled or disabled via the MRS setting. CAL is defined as the delay in clock cycles (t_{CAL}) between a CS_n registered LOW and its corresponding registered command and address. The value of CAL (in clocks) must be programmed into the mode register and is based on the roundup (in clocks) of $[t_{\text{CK}}(\text{ns})/t_{\text{CAL}}(\text{ns})]$.

Internal V_{REF} Monitor

The device generates its own internal V_{REFDQ} . This mode may be enabled during V_{REFDQ} training, and when enabled, $V_{\text{REF,time-short}}$ and $V_{\text{REF,time-long}}$ need to be increased by 10ns if DQ0, DQ1, DQ2, or DQ3 have 0pF loading. An additional 15ns per pF of loading is also needed.

Maximum Power Savings Mode

This mode provides the lowest power mode where data retention is not required. When the device is in the maximum power saving mode, it does not need to guarantee data retention or respond to any external command (except the MAXIMUM POWER SAVING MODE EXIT command and during the assertion of RESET_n signal LOW).

Mode Register 5

Mode register 5 (MR5) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR5 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR5 Register Definition table.

Table 18: Address Pin Mapping

Address bus	BG1	BG0	BA1	BA0	A17	RA S_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode Register	21	20	19	18	17	–	–	–	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Notes: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 19: MR5 Register Definition

Mode Register	Description
21	RFU 0 = Must be programmed to 0 1 = Reserved
20:18	MR select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	N/A on 4Gb and 8Gb, RFU 0 = Must be programmed to 0 1 = Reserved
13	RFU 0 = Must be programmed to 0 1 = Reserved
12	Data bus inversion (DBI) – READ DBI enable 0 = Disabled 1 = Enabled
11	Data bus inversion (DBI) – WRITE DBI enable 0 = Disabled 1 = Enabled
10	Data mask (DM) 0 = Disabled 1 = Enabled
9	CA parity persistent error mode 0 = Disabled 1 = Enabled

Table 19: MR5 Register Definition

Mode Register	Description
8:6	Parked ODT value ($R_{TT(Park)}$) 000 = $R_{TT(Park)}$ disabled 001 = RZQ/4 (60 ohm) 010 = RZQ/2 (120 ohm) 011 = RZQ/6 (40 ohm) 100 = RZQ/1 (240 ohm) 101 = RZQ/5 (48 ohm) 110 = RZQ/3 (80 ohm) 111 = RZQ/7 (34 ohm)
5	ODT input buffer for power-down 0 = Buffer enabled 1 = Buffer disabled
4	CA parity error status 0 = Clear 1 = Error
3	CRC error status 0 = Clear 1 = Error
2:0	CA parity latency mode 000 = Disable 001 = 4 clocks (DDR4-1600/1866/2133) 010 = 5 clocks (DDR4-2400) ¹ 011 = 6 clocks (DDR4-2666; optional, not on all offerings) 100 = 8 clocks (optional, not on all offerings) 101 = Reserved 110 = Reserved 111 = Reserved

Notes: 1. Not allowed when 1/4 rate gear-down mode is enabled.

Data Bus Inversion

The DATA BUS INVERSION (DBI) function has been added to the device and is supported only for x8 and x16 configurations (x4 is not supported). The DBI function shares a common pin with the DM and TDQS functions. The DBI function applies to both READ and WRITE operations; Write DBI cannot be enabled at the same time the DM function is enabled. Refer to the TDQS Function Matrix table for valid configurations for all three functions (TDQS/DM/DBI). DBI is not allowed during MPR READ operation; during an MPR read, the DRAM ignores the read DBI enable setting in MR5 bit A12. DBI is not allowed during MPR READ operations.

Data Mask

The DATA MASK (DM) function, also described as a partial write, has been added to the device and is supported only for x8 and x16 configurations (x4 is not supported). The DM function shares a common pin with the DBI and TDQS functions. The DM function applies only to WRITE operations and cannot be enabled at the same time the write DBI function is enabled. Refer to the TDQS Function Matrix table for valid configurations for all three functions (TDQS/DM/DBI).

CA Parity Persistent Error Mode

Normal CA parity mode (CA parity persistent mode disabled) no longer performs CA parity checking while the parity error status bit remains set at 1. However, with CA parity persistent mode enabled, CA parity checking continues to be performed when the parity error status bit is set to a 1.

ODT Input Buffer for Power-Down

This feature determines whether the ODT input buffer is on or off during power-down. If the input buffer is configured to be on (enabled during power-down), the ODT input signal must be at a valid logic level. If the input buffer is configured to be off (disabled during power-down), the ODT input signal may be floating and the device does not provide $R_{TT(NOM)}$ termination. However, the device may provide $R_{TT(Park)}$ termination depending on the MR settings. This is primarily for additional power savings.

CA Parity Error Status

The device will set the error status bit to 1 upon detecting a parity error. The parity error status bit remains set at 1 until the device controller clears it explicitly using an MRS command.

CRC Error Status

The device will set the error status bit to 1 upon detecting a CRC error. The CRC error status bit remains set at 1 until the device controller clears it explicitly using an MRS command.

CA Parity Latency Mode

CA parity is enabled when a latency value, dependent on t_{CK} , is programmed; this accounts for parity calculation delay internal to the device. The normal state of CA parity is to be disabled. If CA parity is enabled, the device must ensure there are no parity errors before executing the command. CA parity signal (PAR) covers ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, and the address bus including bank address and bank group bits. The control signals CKE, ODT, and CS_n are not included in the parity calculation.

Mode Register 6

Mode register 6 (MR6) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR6 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR6 Register Definition table.

Table 20: Address Pin Mapping

Address bus	BG1	BG0	BA1	BA0	A17	RA S_n	CA S_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode Register	21	20	19	18	17	–	–	–	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Notes: 1. RAS_n, CAS_n, and WE_n must be LOW during MODE REGISTER SET command.

Table 21: MR5 Register Definition

Mode Register	Description
21	RFU 0 = Must be programmed to 0 1 = Reserved
20:18	MR select 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	N/A on 4Gb and 8Gb, RFU 0 = Must be programmed to 0 1 = Reserved
13	RFU 0 = Must be programmed to 0 1 = Reserved
12:10	t_{CCD_L} 000 = 4 clocks (≤1333 Mbps) 001 = 5 clocks (>1333 Mbps and ≤1866 Mbps) 010 = 6 clocks (>1866 Mbps and ≤2400 Mbps) 011 = 7 clocks (≤TBD Mbps) 100 = 8 clocks (≤TBD Mbps) 101 = Reserved 110 = Reserved 111 = Reserved
9:8	RFU 0 = Must be programmed to 0 1 = Reserved
7	V_{REF} Calibration Enable 0 = Disable 1 = Enable

Table 21: MR5 Register Definition

Mode Register	Description
6	V_{REF} Calibration Range 0 = Range 1 1 = Range 2
5:0	V_{REF} Calibration Value See the V _{REFDQ} Range and Levels table in the V _{REFDQ} Calibration section

t_{CCD_L} Programming

The device controller must program the correct t_{CCD_L} value. t_{CCD_L} will be programmed according to the value defined per operating frequency in the AC parameter table. Although JEDEC specifies the larger of 5nCK or Xns, Micron's DRAM supports the larger of 4nCK or Xns.

V_{REFDQ} Calibration Enable

V_{REFDQ} calibration is where the device internally generates its own V_{REFDQ} to be used by the DQ input receivers. The V_{REFDQ} value will be output on any DQ of DQ[3:0] for evaluation only. The device controller is responsible for setting and calibrating the internal V_{REFDQ} level using an MRS protocol (adjust up, adjust down, and so on). It is assumed that the controller will use a series of writes and reads in conduction with V_{REFDQ} adjustments to optimize and verify the data eye. Enabling V_{REFDQ} calibration must be used whenever values are being written to the MR6[6:0] register.

V_{REFDQ} Calibration Range

The device defines two V_{REFDQ} calibration ranges: Range 1 and Range 2. Range 1 supports V_{REFDQ} between 60% and 92% of V_{DDQ} while Range 2 supports V_{REFDQ} between 45% and 77% of V_{DDQ}, as seen in V_{REFDQ} Specification table. Although not a restriction, Range 1 was targeted for module-based designs and Range 2 was added to target point-to-point designs.

V_{REFDQ} Calibration Value

Fifty settings provide approximately 0.65% of granularity steps sizes for both Range 1 and Range 2 of V_{REFDQ}, as seen in V_{REFDQ} Range and Levels table in the V_{REFDQ} Calibration section.

Truth Tables

Table 22: Truth Table – Command

Notes 1–5 apply to the entire table; Note 6 applies to all READ/WRITE commands

Function		Symbol	Prev. CKE	Pres. CKE	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	BG[1:0]	BA[1:0]	C[2:0]	A12/BC_n	A[13, 11]	A10/AP	A[9:0]	Notes
MODE REGISTER SET		MRS	H	H	L	H	L	L	L	BG	BA	V	OP Code				7
REFRESH		REF	H	H	L	H	L	L	H	V	V	V	V	V	V	V	
Self refresh entry		SRE	H	H	L	H	L	L	H	V	V	V	V	V	V	V	8, 9, 10
Self refresh exit		SRX	L	H	H	X	X	X	X	X	X	X	X	X	X	X	8, 9, 10, 11
					L	H	H	H	H	V	V	V	V	V	V	V	
Single-bank PRECHARGE		PRE	H	H	L	H	L	H	L	BG	BA	V	V	V	L	V	
PRECHARGE all banks		PREA	H	H	L	H	L	H	L	V	V	V	V	V	H	V	
Reserved for future use		RFU	H	H	L	H	L	H	H	RFU							
Bank ACTIVATE		ACT	H	H	L	L	Row Address (RA)			BG	BA	V	Row Address (RA)				
WRITE	BL8 fixed, BC4 fixed	WR	H	H	L	H	H	L	L	BG	BA	V	V	V	L	CA	
	BC4OTF	WRS4	H	H	L	H	H	L	L	BG	BA	V	L	V	L	CA	
	BL8OTF	WRS8	H	H	L	H	H	L	L	BG	BA	V	H	V	L	CA	
WRITE with auto precharge	BL8 fixed, BC4 fixed	WRA	H	H	L	H	H	L	L	BG	BA	V	V	V	H	CA	
	BC4OTF	WRAS4	H	H	L	H	H	L	L	BG	BA	V	L	V	H	CA	
	BL8OTF	WRAS8	H	H	L	H	H	L	L	BG	BA	V	H	V	H	CA	
READ	BL8 fixed, BC4 fixed	RD	H	H	L	H	H	L	H	BG	BA	V	V	V	L	CA	
	BC4OTF	RDS4	H	H	L	H	H	L	H	BG	BA	V	L	V	L	CA	
	BL8OTF	RDS8	H	H	L	H	H	L	H	BG	BA	V	H	V	L	CA	
READ with auto precharge	BL8 fixed, BC4 fixed	RDA	H	H	L	H	H	L	H	BG	BA	V	V	V	H	CA	
	BC4OTF	RDAS4	H	H	L	H	H	L	H	BG	BA	V	L	V	H	CA	
	BL8OTF	RDAS8	H	H	L	H	H	L	H	BG	BA	V	H	V	H	CA	
NO OPERATION		NOP	H	H	L	H	H	H	H	V	V	V	V	V	V	V	12
Device DESELECTED		DES	H	H	H	X	X	X	X	X	X	X	X	X	X	X	13
Power-down entry		PDE	H	L	H	X	X	X	X	X	X	X	X	X	X	X	10, 14
Power-down exit		PDX	L	H	H	X	X	X	X	X	X	X	X	X	X	X	10, 14
ZQ CALIBRATION LONG		ZQCL	H	H	L	H	H	H	L	X	X	X	X	X	H	X	
ZQ CALIBRATION SHORT		ZQCS	H	H	L	H	H	H	L	X	X	X	X	X	L	X	

8Gb: x4, x8, x16 DDR4 SDRAM Truth Tables

- Notes:
1. BG = Bank group address
BA = Bank address
RA = Row address
CA = Column address
BC_n = Burst chop
X = "Don't Care"
V = Valid
 2. All DDR4 SDRAM commands are defined by states of CS_n, ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, and CKE at the rising edge of the clock. The MSB of BG, BA, RA, and CA are device density- and configuration-dependent. When ACT_n = H, pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are used as command pins RAS_n, CAS_n, and WE_n, respectively. When ACT_n = L, pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are used as address pins A16, A15, and A14, respectively.
 3. RESET_n is enabled LOW and is used only for asynchronous reset and must be maintained HIGH during any function.
 4. Bank group addresses (BG) and bank addresses (BA) determine which bank within a bank group is being operated upon. For MRS commands, the BG and BA selects the specific mode register location.
 5. V means HIGH or LOW (but a defined logic level), and X means either defined or undefined (such as floating) logic level.
 6. READ or WRITE bursts cannot be terminated or interrupted, and fixed/on-the-fly (OTF) BL will be defined by MRS.
 7. During an MRS command, A17 is RFU and is device density- and configuration-dependent.
 8. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh.
 9. V_{PP} and V_{REF} (V_{REFCA}) must be maintained during SELF REFRESH operation.
 10. Refer to the Truth Table – CKE table for more details about CKE transition.
 11. Controller guarantees self refresh exit to be synchronous. DRAM implementation has the choice of either synchronous or asynchronous.
 12. The NO OPERATION (NOP) command may be used only when exiting maximum power saving mode or when entering gear-down mode.
 13. The NOP command may not be used in place of the DESELECT command.
 14. The power-down mode does not perform any REFRESH operation.

Table 23: Truth Table – CKE

Notes 1–7, 9, and 20 apply to the entire table

Current State	CKE		Command (n)	Action (n)	Notes
	Previous Cycle (n - 1)	Present Cycle (n)			
Power-down	L	L	X	Maintain power-down	8, 10, 11
	L	H	DES	Power-down exit	8, 10, 12
Self refresh	L	L	X	Maintain self refresh	11, 13
	L	H	DES	Self refresh exit	8, 13, 14, 15
Bank(s) active	H	L	DES	Active power-down entry	8, 10, 12, 16
Reading	H	L	DES	Power-down entry	8, 10, 12, 16, 17
Writing	H	L	DES	Power-down entry	8, 10, 12, 16, 17
Precharging	H	L	DES	Power-down entry	8, 10, 12, 16, 17
Refreshing	H	L	DES	Precharge power-down entry	8, 12
All banks idle	H	L	DES	Precharge power-down entry	8, 10, 12, 16, 18
	H	L	REFRESH	Self refresh	16, 18, 19

- Notes:
1. Current state is defined as the state of the DDR4 SDRAM immediately prior to clock edge n.
 2. CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state of CKE at the previous clock edge.
 3. COMMAND (n) is the command registered at clock edge n, and ACTION (n) is a result of COMMAND (n); ODT is not included here.
 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
 5. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh.
 6. During any CKE transition (registration of CKE H->L or CKE H->L), the CKE level must be maintained until $1nCK$ prior to t_{CKE} (MIN) being satisfied (at which time CKE may transition again).
 7. DESELECT and NOP are defined in the Truth Table – Command table.
 8. For power-down entry and exit parameters, see the Power-Down Modes section.
 9. CKE LOW is allowed only if t_{MRD} and t_{MOD} are satisfied.
 10. The power-down mode does not perform any REFRESH operations.
 11. X = “Don’t Care” (including floating around V_{REF}) in self refresh and power-down. X also applies to address pins.
 12. The DESELECT command is the only valid command for power-down entry and exit.
 13. V_{PP} and V_{REFCA} must be maintained during SELF REFRESH operation.
 14. On self refresh exit, the DESELECT command must be issued on every clock edge occurring during the t_{XS} period. READ or ODT commands may be issued only after t_{XSDLL} is satisfied.
 15. The DESELECT command is the only valid command for self refresh exit.
 16. Self refresh cannot be entered during READ or WRITE operations. For a detailed list of restrictions see the SELF REFRESH Operation and Power-Down Modes sections.
 17. If all banks are closed at the conclusion of the READ, WRITE, or PRECHARGE command, then precharge power-down is entered; otherwise, active power-down is entered.
 18. Idle state is defined as all banks are closed (t_{RP} , t_{DAL} , and so on, satisfied), no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied (t_{MRD} , t_{MOD} , t_{RFC} , t_{ZOinit} , t_{ZOoper} , t_{ZQCS} , and so on), as well as all self refresh exit and power-down exit parameters are satisfied (t_{XS} , t_{XP} , t_{XPDLL} , and so on).
 19. Self refresh mode can be entered only from the all banks idle state.
 20. For more details about all signals, see the Truth Table – Command table; must be a legal command as defined in the table.

NOP Command

The NO OPERATION (NOP) command was originally used to instruct the selected DDR4 SDRAM to perform a NOP ($CS_n = \text{LOW}$ and $ACT_n, RAS_n/A16, CAS_n/A15$, and $WE_n/A14 = \text{HIGH}$). This prevented unwanted commands from being registered during idle or wait states. NOP command general support has been removed and the command should not be used unless specifically allowed, which is when exiting maximum power-saving mode or when entering gear-down mode.

DESELECT Command

The deselect function ($CS_n \text{ HIGH}$) prevents new commands from being executed; therefore, with this command, the device is effectively deselected. Operations already in progress are not affected.

DLL-Off Mode

DLL-off mode is entered by setting MR1 bit A0 to 0, which will disable the DLL for subsequent operations until the A0 bit is set back to 1. The MR1 A0 bit for DLL control can be switched either during initialization or during self refresh mode. Refer to the Input Clock Frequency Change section for more details.


The maximum clock frequency for DLL-off mode is specified by the parameter t_{CK-DLL_OFF} . There is no minimum frequency limit besides the need to satisfy the refresh interval, t_{REFI} .

Due to latency counter and timing restrictions, only one CL value and CWL value (in MR0 and MR2 respectively) are supported. The DLL-off mode is only required to support setting both CL = 10 and CWL = 9.

DLL-off mode will affect the read data clock-to-data strobe relationship (t_{DQSCK}), but not the data strobe-to-data relationship (t_{DQSQ}, t_{QH}). Special attention is needed to line up read data to the controller time domain.

Compared with DLL-on mode, where t_{DQSCK} starts from the rising clock edge ($AL + CL$) cycles after the READ command, the DLL-off mode t_{DQSCK} starts ($AL + CL - 1$) cycles after the READ command. Another difference is that t_{DQSCK} may not be small compared to t_{CK} (it might even be larger than t_{CK}), and the difference between $t_{DQSCK}(\text{MIN})$ and $t_{DQSCK}(\text{MAX})$ is significantly larger than in DLL-on mode. The $t_{DQSCK}(\text{DLL-off})$ values are vendor-specific.

The timing relations on DLL-off mode READ operation are shown in the following diagram, where CL = 10, AL = 0, and BL = 8.

Figure 17: DLL-Off Mode Read Timing Operation


DLL-On/Off Switching Procedures


The DLL-off mode is entered by setting MR1 bit A0 to 1; this will disable the DLL for subsequent operations until the A0 bit is set back to 0.

DLL Switch Sequence from DLL-On to DLL-Off

To switch from DLL-on to DLL-off requires the frequency to be changed during self refresh, as outlined in the following procedure:

1. Starting from the idle state (all banks pre-charged, all timings fulfilled, and, to disable the DLL, the DRAM on-die termination resistors, $R_{TT(NOM)}$, must be in High-Z before MRS to MR1.)
2. Set MR1 bit A0 to 1 to disable the DLL.
3. Wait t_{MOD} .
4. Enter self refresh mode; wait until t_{CKSRE} is satisfied.
5. Change frequency, following the guidelines in the Input Clock Frequency Change section.
6. Wait until a stable clock is available for at least t_{CKSRX} at device inputs.
7. Starting with the SELF REFRESH EXIT command, CKE must continuously be registered HIGH until all t_{MOD} timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when self refresh mode was entered, the ODT signal must continuously be registered LOW until all t_{MOD} timings from any MRS command are satisfied. If $R_{TT(NOM)}$ was disabled in the mode registers when self refresh mode was entered, the ODT signal is "Don't Care."
8. Wait t_{XS_FAST} , t_{XS_ABORT} , or t_{XS} , and then set mode registers with appropriate values (an update of CL, CWL, and WR may be necessary; a ZQCL command can also be issued after t_{XS_FAST}).
 - t_{XS_FAST} : ZQCL, ZQCS, and MRS commands. For MRS commands, only CL and WR/RTP registers in MR0, the CWL register in MR2, and gear-down mode in MR3 may be accessed provided the device is not in per-DRAM addressability mode. Access to other device mode registers must satisfy t_{XS} timing.
 - t_{XS_ABORT} : If the bit is enabled, then the device aborts any ongoing refresh and does not increment the refresh counter. The controller can issue a valid command after a delay of t_{XS_ABORT} . Upon exiting from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode. This requirement remains the same regardless of the MRS bit setting for self refresh abort.
 - t_{XS} : ACT, PRE, PREA, REF, SRE, PDE, WR, WRS4, WRS8, WRA, WRAS4, WRAS8, RD, RDS4, RDS8, RDA, RDAS4, and RDAS8.
9. Wait t_{MOD} to complete.

The device is ready for the next command.

Figure 18: DLL Switch Sequence from DLL-On to DLL-Off


- Notes:
1. Starting in the idle state. R_{TT} in stable state.
 2. Disable DLL by setting MR1 bit A0 to 0.
 3. Enter SR.
 4. Change frequency.
 5. Clock must be stable t_{CKSRX} .
 6. Exit SR.
 7. Update mode registers allowed with DLL-off settings met.

DLL-Off to DLL-On Procedure


To switch from DLL-off to DLL-on (with required frequency change) during self refresh:

1. Starting from the idle state (all banks pre-charged, all timings fulfilled, and DRAM ODT resistors ($R_{TT(NOM)}$) must be in High-Z before self refresh mode is entered.)
2. Enter self refresh mode; wait until t_{CKSRE} is satisfied.
3. Change frequency (following the guidelines in the Input Clock Frequency Change section).
4. Wait until a stable clock is available for at least t_{CKSRX} at device inputs.
5. Starting with the SELF REFRESH EXIT command, CKE must continuously be registered HIGH until t_{DLLK} timing from the subsequent DLL RESET command is satisfied. In addition, if any ODT features were enabled in the mode registers when self refresh mode was entered, the ODT signal must continuously be registered LOW or HIGH until t_{DLLK} timing from the subsequent DLL RESET command is satisfied. If $R_{TT(NOM)}$ disabled in the mode registers when self refresh mode was entered, the ODT signal is "Don't Care."
6. Wait t_{XS} or t_{XS_ABORT} , depending on bit x in RM y , then set MR1 bit A0 to 0 to enable the DLL.
7. Wait t_{MRD} , then set MR1 bit A8 to 1 to start DLL reset.

8. Wait t_{MRD} , then set mode registers with appropriate values; an update of CL, CWL, and WR may be necessary. After t_{MOD} is satisfied from any proceeding MRS command, a ZQCL command can also be issued during or after t_{DLLK} .
9. Wait for t_{MOD} to complete. Remember to wait t_{DLLK} after DLL RESET before applying any command requiring a locked DLL. In addition, wait for t_{ZQoper} in case a ZQCL command was issued.

The device is ready for the next command.

Figure 19: DLL Switch Sequence from DLL-Off to DLL-On



- Notes:
1. Starting in the idle state.
 2. Enter SR.
 3. Change frequency.
 4. Clock must be stable t_{CSRX} .
 5. Exit SR.
 6. Set DLL to on by setting MR1 to A0 = 0.
 7. Update mode registers.
 8. Issue any valid command.

Input Clock Frequency Change

After the device is initialized, it requires the clock to be stable during almost all states of normal operation. This means that after the clock frequency has been set and is in the stable state, the clock period is not allowed to deviate except for what is allowed by the clock jitter and spread spectrum clocking (SSC) specifications. The input clock frequency can be changed from one stable clock rate to another stable clock rate only when in self refresh mode. Outside of self refresh mode, it is illegal to change the clock frequency.

After the device has been successfully placed in self refresh mode and t_{CSRE} has been satisfied, the state of the clock becomes a "Don't Care." Following a "Don't Care," changing the clock frequency is permissible, provided the new clock frequency is stable prior

8Gb: x4, x8, x16 DDR4 SDRAM Input Clock Frequency Change

to t_{CKSRX} . When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the self refresh entry and exit specifications must still be met as outlined in SELF REFRESH Operation.

For the new clock frequency, additional MRS commands to MR0, MR2, MR3, MR4, and MR6 may need to be issued to program appropriate CL, CWL, gear-down mode, READ and WRITE preamble, and t_{CCD_L}/t_{DLLK} values. If MR6 is issued prior to self refresh entry for new the t_{DLLK} value, DLL will relock automatically at self refresh exit. However, if MR6 is issued after self refresh entry, MR0 must be issued to reset the DLL.


The device input clock frequency can change only within the minimum and maximum operating frequency specified for the particular speed grade. Any frequency change below the minimum operating frequency would require the use of DLL-on mode to DLL-off mode transition sequence (see DLL-On/Off Switching Procedures).

Write Leveling

For better signal integrity, DDR4 memory modules use fly-by topology for the commands, addresses, control signals, and clocks. Fly-by topology has benefits from the reduced number of stubs and their length, but it also causes flight-time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the controller to maintain t_{DQSS} , t_{DSS} , and t_{DSH} specifications. Therefore, the device supports a write-leveling feature to allow the controller to compensate for skew. This feature may not be required under some system conditions, provided the host can maintain the t_{DQSS} , t_{DSS} , and t_{DSH} specifications.

The memory controller can use the write-leveling feature and feedback from the device to adjust the DQS (DQS_t, DQS_c) to CK (CK_t, CK_c) relationship. The memory controller involved in the leveling must have an adjustable delay setting on DQS to align the rising edge of DQS with that of the clock at the DRAM pin. The DRAM asynchronously feeds back CK, sampled with the rising edge of DQS, through the DQ bus. The controller repeatedly delays DQS until a transition from 0 to 1 is detected. The DQS delay established through this exercise would ensure the t_{DQSS} specification. Besides t_{DQSS} , t_{DSS} and t_{DSH} specifications also need to be fulfilled. One way to achieve this is to combine the actual t_{DQSS} in the application with an appropriate duty cycle and jitter on the DQS signals. Depending on the actual t_{DQSS} in the application, the actual values for t_{DQSL} and t_{DQSH} may have to be better than the absolute limits provided in the AC Timing Parameters section in order to satisfy t_{DSS} and t_{DSH} specifications. A conceptual timing of this scheme is shown below.

Figure 20: Write-Leveling Concept, Example 1



DQS driven by the controller during leveling mode must be terminated by the DRAM based on the ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

Table 25: DRAM TERMINATION Function in Leveling Mode

ODT Pin at DRAM	DQS_t/DQS_c Termination	DQ Termination
$R_{TT(NOM)}$ with ODT HIGH	On	Off
$R_{TT(NOM)}$ with ODT LOW	On	Off

- Notes: 1. In write-leveling mode, with the mode's output buffer either disabled ($MR1[bit7] = 1$ and $MR1[bit12] = 1$) or with its output buffer enabled ($MR1[bit7] = 1$ and $MR1[bit12] = 0$), all $R_{TT(NOM)}$ and $R_{TT(Park)}$ settings are supported.
2. $R_{TT(WR)}$ is not allowed in write-leveling mode and must be set to disable prior to entering write-leveling mode.


Procedure Description

The memory controller initiates the leveling mode of all DRAM by setting bit 7 of MR1 to 1. When entering write-leveling mode, the DQ pins are in undefined driving mode. During write-leveling mode, only the DESELECT command is supported, other than MRS commands to change the Qoff bit ($MR1[A12]$) and to exit write leveling ($MR1[A7]$). Upon exiting write-leveling mode, the MRS command performing the exit ($MR1[A7] = 0$) may also change the MR1 bits of TBD. Because the controller levels one rank at a time, the output of other ranks must be disabled by setting MR1 bit A12 to 1. The controller may assert ODT after t_{MOD} , at which time the DRAM is ready to accept the ODT signal.

The controller may drive DQS_t LOW and DQS_c HIGH after a delay of $t_{WLDQSEN}$, at which time the DRAM has applied ODT to these signals. After t_{DQSL} and t_{WLMRD} , the controller provides a single DQS_t, DQS_c edge, which is used by the DRAM to sample CK driven from the controller. t_{WLMRD} (MAX) timing is controller dependent.

The DRAM samples CK status with the rising edge of DQS and provides feedback on all the DQ bits asynchronously after t_{WLO} timing. There is a DQ output uncertainty of t_{WLOE} defined to allow mismatch on DQ bits. The t_{WLOE} period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS_t, DQS_c) needed for these DQs. The controller samples incoming DQ and either increments or decrements DQS delay setting and launches the next DQS pulse after some time, which is controller dependent. After a 0-to-1 transition is detected, the controller locks the DQS delay setting, and write leveling is achieved for the device. The following figure shows the timing diagram and parameters for the overall write-leveling procedure.

Figure 22: Write-Leveling Sequence (DQS Capturing CK LOW at T1 and CK HIGH at T2)




- Notes:
1. The device drives leveling feedback on all DQs.
 2. MRS: Load MR1 to enter write-leveling mode.
 3. diff_DQS is the differential data strobe. Timing reference points are the zero crossings. DQS_t is shown with a solid line; DQS_c is shown with a dotted line.
 4. CK_t is shown with a solid dark line; CK_c is shown with a dotted line.
 5. DQS needs to fulfill minimum pulse width requirements, $t_{DQSH}^{(MIN)}$ and $t_{DQSL}^{(MIN)}$, as defined for regular WRITES; the maximum pulse width is system dependent.
 6. $t_{WLDQSEN}$ must be satisfied following equation when using ODT:
 - DLL = Enable, then $t_{WLDQSEN} > t_{MOD}^{(MIN)} + ODT_{Lon} + t_{ADC}$
 - DLL = Disable, then $t_{WLDQSEN} > t_{MOD}^{(MIN)} + t_{AONAS}$

Write-Leveling Mode Exit

Write-leveling mode should be exited as follows:

1. After the last rising strobe edge (see ~T0), stop driving the strobe signals (see ~Tc0). Note that from this point on, DQ pins are in undefined driving mode and will remain undefined, until t_{MOD} after the respective MR command (Te1).
2. Drive ODT pin LOW (t_{IS} must be satisfied) and continue registering LOW (see Tb0).
3. After R_{TT} is switched off, disable write-leveling mode via the MRS command (see Tc2).
4. After t_{MOD} is satisfied (Te1), any valid command can be registered. (MR commands can be issued after t_{MRD} [Td1]).


Figure 23: Write-Leveling Exit


- Notes:
1. The DQ result = 1 between Ta0 and Tc0 is a result of the DQS signals capturing CK_t HIGH just after the T0 state.
 2. See previous figure for specific t_{WLO} timing.

Command Address Latency


DDR4 supports the command address latency (CAL) function as a power savings feature. This feature can be enabled or disabled via the MRS setting. CAL timing is defined as the delay in clock cycles (t_{CAL}) between a CS_n registered LOW and its corresponding registered command and address. The value of CAL in clocks must be programmed into the mode register (see MR1 Register Definition table) and is based on the equation $t_{CK}(ns)/t_{CAL}(ns)$, rounded up in clocks.

Figure 24: CAL Timing Definition




CAL gives the DRAM time to enable the command and address receivers before a command is issued. After the command and the address are latched, the receivers can be disabled if CS_n returns to HIGH. For consecutive commands, the DRAM will keep the command and address input receivers enabled for the duration of the command sequence.


Figure 25: CAL Timing Example (Consecutive CS_n = LOW)



When the CAL mode is enabled, additional time is required for the MRS command to complete. The earliest the next valid command can be issued is t_{MOD_CAL} , which should be equal to $t_{MOD} + t_{CAL}$. The two following figures are examples.


Figure 26: CAL Enable Timing – t_{MOD_CAL}


Notes: 1. CAL Mode is enabled at T1.


Figure 27: t_{MOD_CAL} , MRS to Valid Command Timing with CAL Enabled


Notes: 1. MRS at Ta1 may or may not modify CAL, t_{MOD_CAL} is computed based on new t_{CAL} setting if modified.

When the CAL mode is enabled or being enabled, the earliest the next MRS command can be issued is t_{MRD_CAL} is equal to $t_{MOD} + t_{CAL}$. The two following figures are examples.

Figure 28: CAL Enabling MRS to Next MRS Command, t^{MRD_CAL}



Notes: 1. Command address latency mode is enabled at T1.

Figure 29: t^{MRD_CAL} , Mode Register Cycle Time with CAL Enabled


Notes: 1. MRS at Ta1 may or may not modify CAL, t^{MRD_CAL} is computed based on new t^{CAL} setting if modified.


CAL Examples: Consecutive READ BL8 with two different CALs and 1^{tCK} preamble in different bank group shown in the following figures.

Figure 30: Consecutive READ BL8, CAL3, 1^tCK Preamble, Different Bank Group



- Notes:
1. BL = 8, AL = 0, CL = 11, CAL = 3, Preamble = 1^tCK.
 2. D_{OUT} n = data-out from column n; D_{OUT} b = data-out from column b.
 3. DES commands are shown for ease of illustration, other commands may be valid at these times.
 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ command at T3 and T7.
 5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable.
 6. Enabling CAL mode does not impact ODT control timings. ODT control timings should be maintained with the same timing relationship relative to the command/address bus as when CAL is disabled.

Figure 31: Consecutive READ BL8, CAL4, 1^tCK Preamble, Different Bank Group



- Notes:
1. BL = 8, AL = 0, CL = 11, CAL = 4, Preamble = 1^tCK.
 2. D_{OUT} n = data-out from column n; D_{OUT} b = data-out from column b.
 3. DES commands are shown for ease of illustration, other commands may be valid at these times.
 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ command at T4 and T8.
 5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable.
 6. Enabling CAL mode does not impact ODT control timings. ODT control timings should be maintained with the same timing relationship relative to the command/address bus as when CAL is disabled.

Low-Power Auto Self Refresh Mode


An auto self refresh mode is provided for application ease. Auto self refresh mode is enabled by setting MR2[6] = 1 and MR2[7] = 1. The device will manage self refresh entry over the supported temperature range of the DRAM. In this mode, the device will change its self refresh rate as the DRAM operating temperature changes, going lower at low temperatures and higher at high temperatures.

Manual Self Refresh Mode

If auto self refresh mode is not enabled, the low-power auto self refresh mode register must be manually programmed to one of the three self refresh operating modes. This mode provides the flexibility to select a fixed self refresh operating mode at the entry of the self refresh, according to the system memory temperature conditions. The user is responsible for maintaining the required memory temperature condition for the mode selected during the SELF REFRESH operation. The user may change the selected mode after exiting self refresh and before entering the next self refresh. If the temperature condition is exceeded for the mode selected, there is a risk to data retention resulting in loss of data.

Table 26: Auto Self Refresh Mode

MR2[7]	MR2[6]	Low-Power Auto Self Refresh Mode	SELF REFRESH Operation	Operating Temperature Range for Self Refresh Mode (DRAM T _{CASE})
0	0	Normal	Fixed normal self refresh rate maintains data retention at the normal operating temperature. User is required to ensure that 85°C DRAM T _{CASE} (MAX) is not exceeded to avoid any risk of data loss.	0°C to 85°C
1	0	Extended temperature	Fixed high self refresh rate optimizes data retention to support the extended temperature range.	0°C to 95°C
0	1	Reduced temperature	Variable or fixed self refresh rate or any other DRAM power consumption reduction control for the reduced temperature range. User is required to ensure 45°C DRAM T _{CASE} (MAX) is not exceeded to avoid any risk of data loss.	0°C to 45°C
1	1	Auto self refresh	Auto self refresh mode enabled. Self refresh power consumption and data retention are optimized for any given operating temperature condition.	All of the above

Figure 32: Auto Self Refresh Ranges


Multipurpose Register

The MULTIPURPOSE REGISTER (MPR) function, MPR access mode, is used to write/read specialized data to/from the DRAM. The MPR consists of four logical pages, MPR Page 0 through MPR Page 3, with each page having four 8-bit registers, MPR0 through MPR3. Page 0 can be read by any of three readout modes (serial, parallel, or staggered) while Pages 1, 2, and 3 can be read by only the serial readout mode. Page 3 is for DRAM vendor use only. MPR mode enable and page selection is done with MRS commands. Data bus inversion (DBI) is not allowed during MPR READ operation.

Once the MPR access mode is enabled (MR3[2] = 1), only the following commands are allowed: MRS, RD, RDA WR, WRA, DES, REF, and RESET; RDA/WRA have the same functionality as RD/WR which means the auto precharge part of RDA/WRA is ignored. Power-down mode and SELF REFRESH command are not allowed during MPR enable node. No other command can be issued within ^tRFC after a REF command has been issued; 1x refresh (only) is to be used during MPR access mode. While in MPR access mode, MPR read or write sequences must be completed prior to a REFRESH command.

Figure 33: MPR Block Diagram




Table 27: MR3 Setting for the MPR Access Mode

Address	Operation Mode	Description
A[12:11]	MPR data read format	00 = Serial 01 = Parallel 10 = Staggered 11 = Reserved
A2	MPR access	0 = Standard operation (MPR not enabled) 1 = MPR data flow enabled
A[1:0]	MPR page selection	00 = Page 0 01 = Page 1 10 = Page 2 11 = Page 3

Table 28: DRAM Address to MPR UI Translation

MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
DRAM address – Ax	A7	A6	A5	A4	A3	A2	A1	A0
MPR UI –UIx	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7

Table 29: MPR Page and MPRx Definitions

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Note
MPR Page 0 – Read or Write (Data Patterns)										
BA[1:0]	00 = MPR0	0	1	0	1	0	1	0	1	Read/ Write (default value listed)
	01 = MPR1	0	0	1	1	0	0	1	1	
	10 = MPR2	0	0	0	0	1	1	1	1	
	11 = MPR3	0	0	0	0	1	0	0	0	
MPR Page 1 – Read-only (Error Log)										
BA[1:0]	00 = MPR0	A7	A6	A5	A4	A3	A2	A1	A0	Read- only
	01 = MPR1	CAS_n/A15	WE_n/ A14	A13	A12	A11	A10	A9	A8	
	10 = MPR2	PAR	ACT_n	BG1	BG0	BA1	BA0	A17	RAS_n/ A16	
	11 = MPR3	CRC error status	CA parity error status	CA parity latency: [5] = MR5[2], [4] = MR5[1], [3] = MR5[0]			C2	C1	C0	
MPR Page 2 – Read-only (MRS Readout)										
BA[1:0]	00 = MPR0	PPR support	sPPR suppor t	R _{TT(WR)}	Temperature sensor status ²		CRC write enable	R _{TT(WR)}		Read- only
	01 = MPR1	V _{REFDQ} training range	V _{REFDQ} training value: [6:1] = MR6[5:0]						Gear- down enable	
	CAS latency: [7:3] = MR0[12,6:4,2] 10 = MPR2						CAS write latency [2:0] = MR2[5:3]			
	11 = MPR3	R _{TT(NOM)} : [7:5] = MR1[10:8]			R _{TT(Park)} : [4:2] = MR5[8:6]			R _{ON} : [1:0] = MR2[2:1]		
MPR Page 3 – Read-only (Restricted, except for MRS3 [3:0])										
BA[1:0]	00 = MPR0	DC	DC	DC	DC	DC	DC	DC	DC	Read- only
	01 = MPR1	DC	DC	DC	DC	DC	DC	DC	DC	
	10 = MPR2	DC	DC	DC	DC	DC	DC	DC	DC	
	11 = MPR3	DC	DC	DC	DC	MAC	MAC	MAC	MAC	

Notes: 1. DC = "Don't Care"

2. MPR[4:3] 00 = Sub 1X refresh; MPR[4:3] 01 = 1X refresh; MPR[4:3] 10 = 2X refresh; MPR[4:3] 11 = Reserved

MPR Reads

MPR reads are supported using BL8 and BC4 modes. Burst length on-the-fly is not supported for MPR reads. Data bus inversion (DBI) is not allowed during MPR READ operation; the device will ignore the Read DBI enable setting in MR5 [12] when in MPR mode. READ commands for BC4 are supported with a starting column address of A[2:0] = 000

or 100. After power-up, the content of MPR Page 0 has the default values, which are defined in Table 29. MPR page 0 can be rewritten via an MPR WRITE command. The device maintains the default values unless it is rewritten by the DRAM controller. If the DRAM controller does overwrite the default values (Page 0 only), the device will maintain the new values unless re-initialized or there is power loss.

Timing in MPR mode:

- Reads (back-to-back) from Page 0 may use $t_{\text{CCD_S}}$ or $t_{\text{CCD_L}}$ timing between READ commands
- Reads (back-to-back) from Pages 1, 2, or 3 may not use $t_{\text{CCD_S}}$ timing between READ commands; $t_{\text{CCD_L}}$ must be used for timing between READ commands

The following steps are required to use the MPR to read out the contents of a mode register (MPR Page x, MPR y).

1. The DLL must be locked if enabled.
2. Precharge all; wait until t_{RP} is satisfied.
3. MRS command to MR3[2] = 1 (Enable MPR data flow), MR3[12:11] = MPR read format, and MR3[1:0] MPR page.
 - 3a. MR3[12:11] MPR read format:
 - 00 = Serial read format
 - 01 = Parallel read format
 - 10 = staggered read format
 - 11 = RFU
 - 3b. MR3[1:0] MPR page:
 - 00 = MPR Page 0
 - 01 = MPR Page 1
 - 10 = MPR Page 2
 - 11 = MPR Page 3
4. t_{MRD} and t_{MOD} must be satisfied.
5. Redirect all subsequent READ commands to specific MPRx location.
6. Issue RD or RDA command.
 - 6a. BA1 and BA0 indicate MPRx location:
 - 00 = MPR0
 - 01 = MPR1
 - 10 = MPR2
 - 11 = MPR3
 - 6b. A12/BC = 0 or 1; BL8 or BC4 fixed-only, BC4 OTF not supported.
If BL = 8 and MR0 A[1:0] = 01, A12/BC must be set to 1 during MPR READ commands.
 - 6c. A2 = burst-type dependant:
 - BL8: A2 = 0 with burst order fixed at 0, 1, 2, 3, 4, 5, 6, 7
 - BL8: A2 = 1 not allowed
 - BC4: A2 = 0 with burst order fixed at 0, 1, 2, 3, T, T, T, T
 - BC4: A2 = 1 with burst order fixed at 4, 5, 6, 7, T, T, T, T
 - 6d. A[1:0] = 00, data burst is fixed nibble start at 00.
 - 6e. Remaining address inputs, including A10, and BG1 and BG0 are “Don’t Care.”
7. After RL = AL + CL, DRAM bursts data from MPRx location; MPR readout format determined by MR3[A12,11,1,0].
8. Steps 5 through 7 may be repeated to read additional MPRx locations.
9. After the last MPRx READ burst, t_{MPRR} must be satisfied prior to exiting.
10. Issue MRS command to exit MPR mode; MR3[2] = 0.

11. After the t_{MOD} sequence is completed, the DRAM is ready for normal operation from the core (such as ACT).

MPR Readout Format

The MPR read data format can be set to three different settings: serial, parallel, and staggered.

MPR Readout Serial Format

The serial format is required when enabling the MPR function to read out the contents of an MRx, temperature sensor status, and the command address parity error frame. However, data bus calibration locations (four 8-bit registers) can be programmed to read out any of the three formats. The DRAM is required to drive associated strobes with the read data similar to normal operation (such as using MRS preamble settings).

Serial format implies that the same pattern is returned on all DQ lanes, as shown the table below, which uses values programmed into the MPR via [7:0] as 0111 1111.

Table 30: MPR Readout Serial Format

Serial	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7
x4 Device								
DQ0	0	1	1	1	1	1	1	1
DQ1	0	1	1	1	1	1	1	1
DQ2	0	1	1	1	1	1	1	1
DQ3	0	1	1	1	1	1	1	1
x8 Device								
DQ0	0	1	1	1	1	1	1	1
DQ1	0	1	1	1	1	1	1	1
DQ2	0	1	1	1	1	1	1	1
DQ3	0	1	1	1	1	1	1	1
DQ4	0	1	1	1	1	1	1	1
DQ5	0	1	1	1	1	1	1	1
DQ6	0	1	1	1	1	1	1	1
DQ7	0	1	1	1	1	1	1	1
x16 Device								
DQ0	0	1	1	1	1	1	1	1
DQ1	0	1	1	1	1	1	1	1
DQ2	0	1	1	1	1	1	1	1
DQ3	0	1	1	1	1	1	1	1
DQ4	0	1	1	1	1	1	1	1
DQ5	0	1	1	1	1	1	1	1
DQ6	0	1	1	1	1	1	1	1
DQ7	0	1	1	1	1	1	1	1
DQ8	0	1	1	1	1	1	1	1
DQ9	0	1	1	1	1	1	1	1
DQ10	0	1	1	1	1	1	1	1
DQ11	0	1	1	1	1	1	1	1
DQ12	0	1	1	1	1	1	1	1
DQ13	0	1	1	1	1	1	1	1

Table 30: MPR Readout Serial Format

Serial	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7
DQ14	0	1	1	1	1	1	1	1
DQ15	0	1	1	1	1	1	1	1

MPR Readout Parallel Format

Parallel format implies that the MPR data is returned in the first data UI and then repeated in the remaining UIs of the burst, as shown in the table below. Data pattern location 0 is the only location used for the parallel format. RD/RDA from data pattern locations 1, 2, and 3 are not allowed with parallel data return mode. In this example, the pattern programmed in the data pattern location 0 is 0111 1111. The x4 configuration only outputs the first four bits (0111 in this example). For the x16 configuration, the same pattern is repeated on both the upper and lower bytes.

Table 31: MPR Readout – Parallel Format

Parallel	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7
x4 Device								
DQ0	0	0	0	0	0	0	0	0
DQ1	1	1	1	1	1	1	1	1
DQ2	1	1	1	1	1	1	1	1
DQ3	1	1	1	1	1	1	1	1
x8 Device								
DQ0	0	0	0	0	0	0	0	0
DQ1	1	1	1	1	1	1	1	1
DQ2	1	1	1	1	1	1	1	1
DQ3	1	1	1	1	1	1	1	1
DQ4	1	1	1	1	1	1	1	1
DQ5	1	1	1	1	1	1	1	1
DQ6	1	1	1	1	1	1	1	1
DQ7	1	1	1	1	1	1	1	1
x16 Device								
DQ0	0	0	0	0	0	0	0	0
DQ1	1	1	1	1	1	1	1	1
DQ2	1	1	1	1	1	1	1	1
DQ3	1	1	1	1	1	1	1	1
DQ4	1	1	1	1	1	1	1	1
DQ5	1	1	1	1	1	1	1	1
DQ6	1	1	1	1	1	1	1	1
DQ7	1	1	1	1	1	1	1	1
DQ8	0	0	0	0	0	0	0	0
DQ9	1	1	1	1	1	1	1	1
DQ10	1	1	1	1	1	1	1	1
DQ11	1	1	1	1	1	1	1	1
DQ12	1	1	1	1	1	1	1	1
DQ13	1	1	1	1	1	1	1	1
DQ14	1	1	1	1	1	1	1	1

Table 31: MPR Readout – Parallel Format

Parallel	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7
DQ15	1	1	1	1	1	1	1	1

MPR Readout Staggered Format

Staggered format of data return is defined as the staggering of the MPR data across the lanes. In this mode, an RD/RDA command is issued to a specific data pattern location and then the data is returned on the DQ from each of the different data pattern locations. For the x4 configuration, an RD/RDA to data pattern location 0 will result in data from location 0 being driven on DQ0, data from location 1 being driven on DQ1, data from location 2 being driven on DQ2, and so on, as shown below. Similarly, an RD/RDA command to data pattern location 1 will result in data from location 1 being driven on DQ0, data from location 2 being driven on DQ1, data from location 3 being driven on DQ2, and so on. Examples of different starting locations are also shown.

Table 32: MPR Readout Staggered Format, x4

x4 READ MPR0 Command		x4 READ MPR1 Command		x4 READ MPR2 Command		x4 READ MPR3 Command	
Stagger	UI[7:0]	Stagger	UI[7:0]	Stagger	UI[7:0]	Stagger	UI[7:0]
DQ0	MPR0	DQ0	MPR1	DQ0	MPR2	DQ0	MPR3
DQ1	MPR1	DQ1	MPR2	DQ1	MPR3	DQ1	MPR0
DQ2	MPR2	DQ2	MPR3	DQ2	MPR0	DQ2	MPR1
DQ3	MPR3	DQ3	MPR0	DQ3	MPR1	DQ3	MPR2

It is expected that the DRAM can respond to back-to-back RD/RDA commands to the MPR for all DDR4 frequencies so that a sequence (such as the one that follows) can be created on the data bus with no bubbles or clocks between read data. In this case, the system memory controller issues a sequence of RD(MPR0), RD(MPR1), RD(MPR2), RD(MPR3), RD(MPR0), RD(MPR1), RD(MPR2), and RD(MPR3).

Table 33: MPR Readout Staggered Format, x4 – Consecutive READs

Stagger	UI[7:0]	UI[15:8]	UI[23:16]	UI[31:24]	UI[39:32]	UI[47:40]	UI[55:48]	UI[63:56]
DQ0	MPR0	MPR1	MPR2	MPR3	MPR0	MPR1	MPR2	MPR3
DQ1	MPR1	MPR2	MPR3	MPR0	MPR1	MPR2	MPR3	MPR0
DQ2	MPR2	MPR3	MPR0	MPR1	MPR2	MPR3	MPR0	MPR1
DQ3	MPR3	MPR0	MPR1	MPR2	MPR3	MPR0	MPR1	MPR2

For the x8 configuration, the same pattern is repeated on the lower nibble as on the upper nibble. READs to other MPR data pattern locations follow the same format as the x4 case. A read example to MPR0 for x8 and x16 configurations is shown below.

Table 34: MPR Readout Staggered Format, x8 and x16

x8 READ MPR0 Command		x16 READ MPR1 Command		x16 READ MPR2 Command	
Stagger	UI[7:0]	Stagger	UI[7:0]	Stagger	UI[7:0]
DQ0	MPR0	DQ0	MPR0	DQ8	MPR0
DQ1	MPR1	DQ1	MPR1	DQ9	MPR1
DQ2	MPR2	DQ2	MPR2	DQ10	MPR2
DQ3	MPR3	DQ3	MPR3	DQ11	MPR3


Table 34: MPR Readout Staggered Format, x8 and x16

x8 READ MPR0 Command		x16 READ MPR1 Command		x16 READ MPR2 Command	
Stagger	UI[7:0]	Stagger	UI[7:0]	Stagger	UI[7:0]
DQ4	MPR0	DQ4	MPR0	DQ12	MPR0
DQ5	MPR1	DQ5	MPR1	DQ13	MPR1
DQ6	MPR2	DQ6	MPR2	DQ14	MPR2
DQ7	MPR3	DQ7	MPR3	DQ15	MPR3


MPR READ Waveforms

The following waveforms show MPR read accesses.


Figure 34: MPR READ Timing



- Notes:
1. $t_{\text{CCD_S}} = 4^t\text{CK}$, Read Preamble = 1^tCK .
 2. Address setting:
 - A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)
 - A2 = 0b (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)
 - BA1 and BA0 indicate the MPR location
 - A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10 and must be 1b when MR0 A[1:0] = 01
 3. Multipurpose registers read/write disable (MR3 A2 = 0).
 4. Continue with regular DRAM command.
 5. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

Figure 35: MPR Back-to-Back READ Timing


- Notes: 1. $t_{CCD_S} = 4t_{CK}$, Read Preamble = $1t_{CK}$.
2. Address setting:
 $A[1:0] = 00b$ (data burst order is fixed starting at nibble, always 00b here)
 $A2 = 0b$ (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7; for BC = 4, burst order is fixed at 0, 1, 2, 3, T, T, T, T)
BA1 and BA0 indicate the MPR location
A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10 and must be 1b when MR0 A[1:0] = 01
3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

Figure 36: MPR READ-to-WRITE Timing


- Notes: 1. Address setting:
 $A[1:0] = 00b$ (data burst order is fixed starting at nibble, always 00b here)
 $A2 = 0b$ (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)
BA1 and BA0 indicate the MPR location
A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 and must be 1b when MR0 A[1:0] = 01
2. Address setting:
BA1 and BA0 indicate the MPR location

- A[7:0] = data for MPR
- BA1 and BA0 indicate the MPR location
- A10 and other address pins are "Don't Care"
- 3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

MPR Writes


MPR access mode allows 8-bit writes to the MPR location using the address bus A[7:0]. Data bus inversion (DBI) is not allowed during MPR WRITE operation. The DRAM will maintain the new written values unless re-initialized or there is power loss.

The following steps are required to use the MPR to write to mode register MPR Page 0, MPR_y).


1. The DLL must be locked if enabled.
2. Precharge all; wait until t_{RP} is satisfied.
3. MRS command to MR3[2] = 1 (enable MPR data flow) and MR3[1:0] = 00 (MPR Page 0); 01, 10, and 11 are not allowed.
4. t_{MRD} and t_{MOD} must be satisfied.
5. Redirect all subsequent WRITE commands to specific MPR_x location.
6. Issue WR or WRA command:
 - 6a. BA1 and BA0 indicate MPR x location
 - 00 = MPR0
 - 01 = MPR1
 - 10 = MPR2
 - 11 = MPR3
 - 6b. A[7:0] = data for MPR Page 0, mapped A[7:0] to UI[7:0].
 - 6c. Remaining address inputs, including A10, and BG1 and BG0 are "Don't Care."
7. t_{WR_MPR} must be satisfied to complete MPR WRITE.
8. Steps 5 through 7 may be repeated to write additional MPR_x locations.
9. After the last MPR_x WRITE, t_{MPRR} must be satisfied prior to exiting.
10. Issue MRS command to exit MPR mode; MR3[2] = 0.
11. When the t_{MOD} sequence is completed, the DRAM is ready for normal operation from the core (such as ACT).

MPR WRITE Waveforms

The following waveforms show MPR write accesses.

Figure 37: MPR WRITE and WRITE-to-READ Timing


- Notes:
1. Multipurpose registers read/write enable (MR3 A2 = 1).
 2. Address setting:
BA1 and BA0 indicate the MPR location
A10 and other address pins are "Don't Care"
 3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.


Figure 38: MPR Bank-to-Back WRITE Timing


- Notes:
1. Address setting:
BA1 and BA0 indicate the MPR location
A[7:0] = data for MPR
A10 and other address pins are "Don't Care"

MPR REFRESH Waveforms


The following waveforms show MPR accesses interaction with refreshes.

Figure 39: REFRESH Timing




- Notes: 1. Multipurpose registers read/write enable (MR3 A2 = 1). Redirect all subsequent read and writes to MPR locations.
2. 1x refresh is only allowed when MPR mode is enabled.

Figure 40: READ-to-REFRESH Timing



- Notes:
1. Address setting:
A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)
A2 = 0b (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)
BA1 and BA0 indicate the MPR location
A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10, and must be 1b when MR0 A[1:0] = 01
 2. 1x refresh is only allowed when MPR mode is enabled.

Figure 41: WRITE-to-REFRESH Timing


- Notes: 1. Address setting:
BA1 and BA0 indicate the MPR location
A[7:0] = data for MPR
A10 and other address pins are "Don't Care"
2. 1x refresh is only allowed when MPR mode is enabled.

Gear-Down Mode

The DDR4 SDRAM defaults in 1/2 rate (1N) clock mode and uses a low-frequency MRS command (the MRS command has relaxed setup and hold) followed by a sync pulse (first CS pulse after MRS setting) to align the proper clock edge for operating the control lines CS_n, CKE, and ODT when in 1/4 rate (2N) mode. Gear-down mode is only supported at DDR4-2666 and faster. For operation in 1/2 rate mode, neither an MRS command or a sync pulse is required. Gear-down mode may only be entered during initialization or self refresh exit and may only be exited during self refresh exit. The general sequence for operation in 1/4 rate during initialization is as follows:

1. The device defaults to a 1N mode internal clock at power-up/reset.
2. Assertion of reset.
3. Assertion of CKE enables the DRAM.
4. MRS is accessed with a low-frequency $N \times t^{CK}$ gear-down MRS command. ($N \times t^{CK}$ static MRS command is qualified by 1N CS_n.)
5. The memory controller will send a 1N sync pulse with a low-frequency $N \times t^{CK}$ NOP command. t^{SYNC_GEAR} is an even number of clocks. The sync pulse is on an even edge clock boundary from the MRS command.
6. Initialization sequence, including the expiration of t^{DLLK} and t^{ZQinit} , starts in 2N mode after t^{CMD_GEAR} from 1N sync pulse.

The device resets to 1N gear-down mode after entering self refresh. The general sequence for operation in gear-down after self refresh exit is as follows:

1. MRS is set to 1, via MR3[3], with a low-frequency $N \times t^{CK}$ gear-down MRS command.
 - 1a. The $N \times t^{CK}$ static MRS command is qualified by 1N CS_n, which meets t^{XS} or t^{XS_ABORT} .
 - 1b. Only a REFRESH command may be issued to the DRAM before the $N \times t^{CK}$ static MRS command.
2. The DRAM controller sends a 1N sync pulse with a low-frequency $N \times t^{CK}$ NOP command.
 - 2a. t^{SYNC_GEAR} is an even number of clocks.
 - 2b. The sync pulse is on even edge clock boundary from the MRS command.
3. A valid command not requiring locked DLL is available in 2N mode after t^{CMD_GEAR} from the 1N sync pulse.
 - 3a. A valid command requiring locked DLL is available in 2N mode after t^{XSDLL} or t^{DLLK} from the 1N sync pulse.
4. If operation is in 1N mode after self refresh exit, $N \times t^{CK}$ MRS command or sync pulse is not required during self refresh exit. The minimum exit delay to the first valid command is t^{XS} , or t^{XS_ABORT} .

The DRAM may be changed from 2N to 1N by entering self refresh mode, which will reset to 1N mode. Changing from 2N to by any other means can result in loss of data and make operation of the DRAM uncertain.

When operating in 2N gear-down mode, the following MR settings apply:

- CAS latency (MR0[6:4,2]): Even number of clocks
- Write recovery and read to precharge (MR0[11:9]): Even number of clocks
- Additive latency (MR1[4:3]): CL - 2
- CAS WRITE latency (MR2 A[5:3]): Even number of clocks
- CS to command/address latency mode (MR4[8:6]): Even number of clocks
- CA parity latency mode (MR5[2:0]): Even number of clocks




Figure 42: Clock Mode Change from 1/2 Rate to 1/4 Rate (Initialization)

Figure 43: Clock Mode Change After Exiting Self Refresh


Figure 44: Comparison Between Gear-Down Disable and Gear-Down Enable


Maximum Power-Saving Mode


Maximum power-saving mode provides the lowest power mode where data retention is not required. When the device is in the maximum power-saving mode, it does not maintain data retention or respond to any external command, except the MAXIMUM POWER SAVING MODE EXIT command and during the assertion of RESET_n signal LOW. This mode is more like a “hibernate mode” than a typical power-saving mode. The intent is to be able to park the DRAM at a very low-power state; the device can be switched to an active state via the per-DRAM addressability (PDA) mode.

Maximum Power-Saving Mode Entry

Maximum power-saving mode is entered through an MRS command. For devices with shared control/address signals, a single DRAM device can be entered into the maximum power-saving mode using the per-DRAM addressability MRS command. Large CS_n hold time to CKE upon the mode exit could cause DRAM malfunction; as a result, CA parity, CAL, and gear-down modes must be disabled prior to the maximum power-saving mode entry MRS command.

The MRS command may use both address and DQ information, as defined in the Per-DRAM Addressability section. As illustrated in the figure below, after t_{MPED} from the mode entry MRS command, the DRAM is not responsive to any input signals except CKE, CS_n, and RESET_n. All other inputs are disabled (external input signals may become High-Z). The system will provide a valid clock until t_{CKMPE} expires, at which time clock inputs (CK) should be disabled (external clock signals may become High-Z).


Figure 45: Maximum Power-Saving Mode Entry



Maximum Power-Saving Mode Entry in PDA

The sequence and timing required for the maximum power-saving mode with the per-DRAM addressability enabled is illustrated in the figure below.


Figure 46: Maximum Power-Saving Mode Entry with PDA



CKE Transition During Maximum Power-Saving Mode

The following figure shows how to maintain maximum power-saving mode even though the CKE input may toggle. To prevent the device from exiting the mode, CS_n should be HIGH at the CKE LOW-to-HIGH edge, with appropriate setup (t_{MPX_S}) and hold (t_{MPX_H}) timings.


Figure 47: Maintaining Maximum Power-Saving Mode with CKE Transition



Maximum Power-Saving Mode Exit

To exit the maximum power-saving mode, CS_n should be LOW at the CKE LOW-to-HIGH transition, with appropriate setup (t_{MPX_S}) and hold (t_{MPX_LH}) timings, as shown in the figure below. Because the clock receivers (CK_t, CK_c) are disabled during this mode, CS_n = LOW is captured by the rising edge of the CKE signal. If the CS_n signal level is detected LOW, the DRAM clears the maximum power-saving mode MRS bit and begins the exit procedure from this mode. The external clock must be restarted and be stable by t_{CKMPX} before the device can exit the maximum power-saving mode. During the exit time (t_{XMP}), only NOP and DES commands are allowed: NOP during t_{MPX_LH} and DES the remainder of t_{XMP} . After t_{XMP} expires, valid commands not requiring a locked DLL are allowed; after t_{XMP_DLL} expires, valid commands requiring a locked DLL are allowed.


Figure 48: Maximum Power-Saving Mode Exit



Command/Address Parity

Command/address (CA) parity takes the CA parity signal (PAR) input carrying the parity bit for the generated address and commands signals and matches it to the internally generated parity from the captured address and commands signals.

Figure 49: Command/Address Parity Operation



CA parity is disabled or enabled via an MRS command. If CA parity is enabled by programming a non-zero value to CA parity latency in the MR, the DRAM will ensure that there is no parity error before executing commands. There is an additional delay required for executing the commands versus when parity is disabled. The delay is programmed in the MR when CA parity is enabled (parity latency) and applied to all commands which are registered by CS_n (rising edge of CK_t and falling CS_n). The command is held for the time of the parity latency (PL) before it is executed inside the device. The command captured by the input clock has an internal delay before executing and is determined with PL. When CA parity is enabled, only DES are allowed between valid commands. PAR will go active when the DRAM detects a CA parity error.

CA parity covers ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, the address bus including bank address and bank group bits, and C[2:0] on 3DS devices; the control signals CKE, ODT, and CS_n are not covered. For example, for a 4Gb x4 monolithic device, parity is computed across BG[1:0], BA[1:0], A16/RAS_n, A15/CAS_n, A14/WE_n, A[13:0], and ACT_n. The DRAM treats any unused address pins internally as zeros; for example, if a common die has stacked pins but the device is used in a monolithic application, then the address pins used for stacking and not connected are treated internally as zeros.

The convention for parity is even parity; for example, valid parity is defined as an even number of ones across the inputs used for parity computation combined with the parity signal. In other words, the parity bit is chosen so that the total number of ones in the transmitted signal, including the parity bit, is even.

If a DRAM device detects a CA parity error in any command qualified by CS_n, it will perform the following steps:

1. Ignore the erroneous command. Commands in the MAX NnCK window (¹PAR_UNKNOWN) prior to the erroneous command are not guaranteed to be executed. When

- a READ command in this $NnCK$ window is not executed, the device does not activate DQS outputs.
2. Log the error by storing the erroneous command and address bits in the MPR error log.
 3. Set the parity error status bit in the mode register to 1. The parity error status bit must be set before the ALERT_n signal is released by the DRAM (that is, $t_{PAR_ALERT_ON} + t_{PAR_ALERT_PW} (MIN)$).
 4. Assert the ALERT_n signal to the host (ALERT_n is active LOW) within $t_{PAR_ALERT_ON}$ time.
 5. Wait for all in-progress commands to complete. These commands were received t_{PAR_UNKOWN} before the erroneous command.
 6. Wait for $t_{RAS} (MIN)$ before closing all the open pages. The DRAM is not executing any commands during the window defined by $(t_{PAR_ALERT_ON} + t_{PAR_ALERT_PW})$.
 7. After $t_{PAR_ALERT_PW} (MIN)$ has been satisfied, the device may de-assert ALERT_n.
 - 7a. When the device is returned to a known precharged state, ALERT_n is allowed to be de-asserted.
 8. After $(t_{PAR_ALERT_PW} (MAX))$ the DRAM is ready to accept commands for normal operation. Parity latency will be in effect; however, parity checking will not resume until the memory controller has cleared the parity error status bit by writing a zero. The DRAM will execute any erroneous commands until the bit is cleared; unless persistent mode is enabled.
 - The DRAM should have only DES commands issued around ALERT_n going HIGH such that at least 3 clocks prior and 1 clock plus 3ns after the release of ALERT_n.
 - It is possible that the device might have ignored a REFRESH command during $t_{PAR_ALERT_PW}$ or the REFRESH command is the first erroneous frame, so it is recommended that extra REFRESH cycles be issued, as needed.
 - The parity error status bit may be read anytime after $t_{PAR_ALERT_ON} + t_{PAR_ALERT_PW}$ to determine which DRAM had the error. The device maintains the error log for the first erroneous command until the parity error status bit is reset to a zero or a second CA parity occurs prior to resetting.


The mode register for the CA parity error is defined as follows: CA parity latency bits are write only, the parity error status bit is read/write, and error logs are read-only bits. The DRAM controller can only program the parity error status bit to zero. If the DRAM controller illegally attempts to write a 1 to the parity error status bit, the DRAM can not be certain that parity will be checked; the DRAM may opt to block the DRAM controller from writing a 1 to the parity error status bit.

The device supports persistent parity error mode. This mode is enabled by setting MR5[9] = 1; when enabled, CA parity resumes checking after the ALERT_n is de-asserted, even if the parity error status bit remains a 1. If multiple errors occur before the error status bit is cleared the error log in MPR Page 1 should be treated as "Don't Care." In persistent parity error mode the ALERT_n pulse will be asserted and de-asserted by the DRAM as defined with the MIN and MAX value $t_{PAR_ALERT_PW}$. The DRAM controller must issue DESELECT commands once it detects the ALERT_n signal, this response time is defined as $t_{PAR_ALERT_RSP}$. The following figures capture the flow of events on the CA bus and the ALERT_n signal.


Table 35: Mode Register setting for CA Parity

CA Parity Latency MR5[2:0] ¹	Applicable Speed Bin	Parity Error Status	Parity Persistent Mode	Erroneous CA Frame
000 = Disabled	N/A	MR5 [4] 0 = Clear MR5 [4] 1 = Error	MR5 [9] 0 = DisabledMR5 [9] 1 = Enabled	C[2:0], ACT_n, BG1, BG0, BA[1:0], PAR, A17, A16/RAS_n, A15/ CAS_n, A14/WE_n, A[13:0]
001 = 4 clocks	1600, 1866, 2133			
010 = 5 clocks	2400			
011 = 6 clocks	2666			
100 = 8 clocks	RFU			
101 = Reserved	RFU			
110 = Reserved	RFU			
111 = Reserved	RFU			


- Notes: 1. Parity latency is applied to all commands.
2. Parity latency can be changed only from a CA parity disabled state; for example, a direct change from PL = 3 to PL = 4 is not allowed. The correct sequence is PL = 3 to disabled to PL = 4.
3. Parity latency is applied to WRITE and READ latency. WRITE latency = AL + CWL + PL. READ latency = AL + CL + PL.

Figure 50: Command/Address Parity During Normal Operation



- Notes: 1. DRAM is emptying queues. Precharge all and parity checking are off until parity error status bit is cleared.
2. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until parity error status bit is cleared.

Figure 51: Persistent CA Parity Error Checking Operation



- Notes: 1. DRAM is emptying queues. Precharge all and parity check re-enable finished by $t_{PAR_ALERT_PW}^1$.
2. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
3. Normal operation with parity latency and parity checking (CA parity persistent error mode enabled).

Figure 52: CA Parity Error Checking – SRE Attempt


- Notes: 1. Only DESELECT command is allowed.
2. SELF REFRESH command error. The DRAM masks the intended SRE command and enters precharge power-down.
3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until the parity error status bit cleared.
4. The controller cannot disable the clock until it has been capable of detecting a possible CA parity error.
5. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
6. Only a DESELECT command is allowed; CKE may go HIGH prior to Tc2 as long as DES commands are issued.

Figure 53: CA Parity Error Checking – SRX Attempt



- Notes:
1. Self refresh abort = disable: MR4 [9] = 0.
 2. Input commands are bounded by t_{XSDLL} , t_{XS} , t_{XS_ABORT} , and t_{XS_FAST} timing.
 3. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
 4. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking off until parity error status bit cleared.
 5. Only an MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL command is allowed.
 6. Valid commands not requiring a locked DLL.
 7. Valid commands requiring a locked DLL.
 8. This figure shows the case from which the error occurred after t_{XS_FAST} . An error may also occur after t_{XS_ABORT} and t_{XS} .

Figure 54: CA Parity Error Checking – PDE/PDX


- Notes:
1. Only DESELECT command is allowed.
 2. Error could be precharge or activate.
 3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until parity error status bit cleared.
 4. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.


5. Only a DESELECT command is allowed; CKE may go HIGH prior to Td2 as long as DES commands are issued.

Figure 55: Parity Entry Timing Example – t_{MRD_PAR}




Notes: 1. $t_{MRD_PAR} = t_{MOD} + N$; where N is the programmed parity latency.

Figure 56: Parity Entry Timing Example – t_{MOD_PAR}




Notes: 1. $t_{MOD_PAR} = t_{MOD} + N$; where N is the programmed parity latency.

Figure 57: Parity Exit Timing Example – t_{MRD_PAR}




Notes: 1. $t_{MRD_PAR} = t_{MOD} + N$; where N is the programmed parity latency.

Figure 58: Parity Exit Timing Example – t_{MOD_PAR}


Notes: 1. $t_{MOD_PAR} = t_{MOD} + N$; where N is the programmed parity latency.

Figure 59: CA Parity Flow Diagram



Per-DRAM Addressability

DDR4 allows programmability of a single, specific DRAM on a rank. As an example, this feature can be used to program different ODT or V_{REF} values on each DRAM on a given rank. Because per-DRAM addressability (PDA) mode may be used to program optimal V_{REF} for the DRAM, the data set up for first DQ0 transfer or the hold time for the last DQ0 transfer cannot be guaranteed. The DRAM may sample DQ0 on either the first falling or second rising DQS transfer edge. This supports a common implementation between BC4 and BL8 modes on the DRAM. The DRAM controller is required to drive DQ0 to a stable LOW or HIGH state during the length of the data transfer for BC4 and BL8 cases.


1. Before entering PDA mode, write leveling is required.
 - BL8 or BC4 may be used.
2. Before entering PDA mode, the following MR settings are possible:
 - $R_{TT(Park)}$ MR5 A[8:6] = Enable
 - $R_{TT(NOM)}$ MR1 A[10:8] = Enable
3. Enable PDA mode using MR3 [4] = 1. (The default programmed value of MR3[4] = 0.)
4. In PDA mode, all MRS commands are qualified with DQ0. The device captures DQ0 by using DQS signals. If the value on DQ0 is LOW, the DRAM executes the MRS command. If the value on DQ0 is HIGH, the DRAM ignores the MRS command. The controller can choose to drive all the DQ bits.
5. Program the desired DRAM and mode registers using the MRS command and DQ0.
6. In PDA mode, only MRS commands are allowed.
7. The MODE REGISTER SET command cycle time in PDA mode, $AL + CWL + BL/2 - 0.5t_{CK} + t_{MRD_PDA} + PL$, is required to complete the WRITE operation to the mode register and is the minimum time required between two MRS commands.
8. Remove the device from PDA mode by setting MR3[4] = 0. (This command requires DQ0 = 0.)

Note: Removing the device from PDA mode will require programming the entire MR3 when the MRS command is issued. This may impact some PDA values programmed within a rank as the EXIT command is sent to the rank. To avoid such a case, the PDA enable/disable control bit is located in a mode register that does not have any PDA mode controls.


In PDA mode, the device captures DQ0 using DQS signals the same as in a normal WRITE operation; however, dynamic ODT is not supported. Extra care is required for the ODT setting. If $R_{TT(NOM)}$ MR1 [10:8] = enable, device data termination needs to be controlled by the ODT pin, and applies the same timing parameters (defined below).

Table 36: Timing Parameter


Symbol	Parameter
DODTLon	Direct ODT turn on latency
DODTLoFF	Direct ODT turn off latency
t_{ADC}	R_{TT} change timing skew
t_{AONAS}	Asynchronous $R_{TT(NOM)}$ turn-on delay
t_{AOFAS}	Asynchronous $R_{TT(NOM)}$ turn-off delay

Figure 60: PDA Operation Enabled, BL8


Notes: 1. $R_{TT(Park)}$ = Enable; $R_{TT(NOM)}$ = Enable; WRITE preamble set = 2^tCK ; and DLL = On.

Figure 61: PDA Operation Enabled, BC4


Notes: 1. $R_{TT(Park)}$ = Enable; $R_{TT(NOM)}$ = Enable; WRITE preamble set = 2^tCK ; and DLL = On.

Figure 62: MRS PDA Exit



Notes: 1. $R_{TT(Park)}$ = Enable; $R_{TT(NOM)}$ = Enable; WRITE preamble set = 2^tCK ; and DLL = On.

V_{REFDQ} Calibration

The V_{REFDQ} level, which is used by the DRAM DQ input receivers, is internally generated. The DRAM V_{REFDQ} does not have a default value upon power-up and must be set to the desired value, usually via V_{REFDQ} calibration mode. If PDA or PPR modes are used prior to V_{REFDQ} calibration, V_{REFDQ} should initially be set at the midpoint between the $V_{DD,max}$ and the LOW as determined by the driver and ODT termination selected with wide voltage swing on the input levels and setup and hold times of approximately 0.75UI. The memory controller is responsible for V_{REFDQ} calibration to determine the best internal V_{REFDQ} level. The V_{REFDQ} calibration is enabled/disabled via MR6[7], MR6[6] selects Range 1 (60% to 92.5% of V_{DDQ}) or Range 2 (45% to 77.5% of V_{DDQ}), and an MRS protocol using MR6[5:0] to adjust the V_{REFDQ} level up and down. MR6[6:0] bits can be altered using the MRS command if MR6[7] is disabled. The DRAM controller will likely use a series of writes and reads in conjunction with V_{REFDQ} adjustments to obtain the best V_{REFDQ} , which in turn optimizes the data eye.

The internal V_{REFDQ} specification parameters are voltage range, step size, V_{REF} step time, V_{REF} full step time, and V_{REF} valid level. The voltage operating range specifies the minimum required V_{REF} setting range for DDR4 SDRAM devices. The minimum range is defined by $V_{REFDQ,min}$ and $V_{REFDQ,max}$. As noted, a calibration sequence, determined by the DRAM controller, should be performed to adjust V_{REFDQ} and optimize the timing and voltage margin of the DRAM data input receivers. The internal V_{REFDQ} voltage value may not be exactly within the voltage range setting coupled with the V_{REF} set tolerance; the device must be calibrated to the correct internal V_{REFDQ} voltage.

Figure 63: V_{REFDQ} Voltage Range



V_{REFDQ} Range and Levels

Table 37: V_{REFDQ} Range and Levels

MR6[5:0]	Range 1 MR6[6] 0	Range 2 MR6[6] 1	MR6[5:0]	Range 1 MR6[6] 0	Range 2 MR6[6] 1
00 0000	60.00%	45.00%	01 1010	76.90%	61.90%
00 0001	60.65%	45.65%	01 1011	77.55%	62.55%
00 0010	61.30%	46.30%	01 1100	78.20%	63.20%
00 0011	61.95%	46.95%	01 1101	78.85%	63.85%
00 0100	62.60%	47.60%	01 1110	79.50%	64.50%
00 0101	63.25%	48.25%	01 1111	80.15%	65.15%
00 0110	63.90%	48.90%	10 0000	80.80%	65.80%
00 0111	64.55%	49.55%	10 0001	81.45%	66.45%
00 1000	65.20%	50.20%	10 0010	82.10%	67.10%
00 1001	65.85%	50.85%	10 0011	82.75%	67.75%
00 1010	66.50%	51.50%	10 0100	83.40%	68.40%
00 1011	67.15%	52.15%	10 0101	84.05%	69.05%
00 1100	67.80%	52.80%	10 0110	84.70%	69.70%
00 1101	68.45%	53.45%	10 0111	85.35%	70.35%
00 1110	69.10%	54.10%	10 1000	86.00%	71.00%
00 1111	69.75%	54.75%	10 1001	86.65%	71.65%
01 0000	70.40%	55.40%	10 1010	87.30%	72.30%
01 0001	71.05%	56.05%	10 1011	87.95%	72.95%
01 0010	71.70%	56.70%	10 1100	88.60%	73.60%
01 0011	72.35%	57.35%	10 1101	89.25%	74.25%
01 0100	73.00%	58.00%	10 1110	89.90%	74.90%
01 0101	73.65%	58.65%	10 1111	90.55%	75.55%
01 0110	74.30%	59.30%	10 0000	91.20%	76.20%
01 0111	74.95%	59.95%	10 0001	91.85%	76.85%
01 1000	75.60%	60.60%	10 0010	92.50%	77.50%
01 1001	76.25%	61.25%	10 0011	11 0011 to 11 1111 = Reserved	


V_{REFDQ} Step Size

The V_{REF} step size is defined as the step size between adjacent steps. V_{REF} step size ranges from 0.5% V_{DDQ} to 0.8% V_{DDQ}. However, for a given design, the device has one value for V_{REF} step size that falls within the range.

The V_{REF} set tolerance is the variation in the V_{REF} voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for V_{REF} set tolerance uncertainty. The range of V_{REF} set tolerance uncertainty is a function of number of steps n .

The V_{REF} set tolerance is measured with respect to the ideal line, which is based on the MIN and MAX V_{REF} value endpoints for a specified range. The internal V_{REFDQ} voltage value may not be exactly within the voltage range setting coupled with the V_{REF} set tolerance; the device must be calibrated to the correct internal V_{REFDQ} voltage.

Figure 64: Example of V_{REF} Set Tolerance and Step Size



Notes: 1. Maximum case shown.


V_{REFDQ} Increment and Decrement Timing

The V_{REF} increment/decrement step times are defined by $V_{REF,time}$. $V_{REF,time}$ is defined from t_0 to t_1 , where t_1 is referenced to the V_{REF} voltage at the final DC level within the V_{REF} valid tolerance (V_{REF,val_tol}). The V_{REF} valid level is defined by $V_{REF,val}$ tolerance to qualify the step time t_1 . This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any V_{REF} increment/decrement adjustment.

Note:

t_0 is referenced to the MRS command clock

t_1 is referenced to $V_{REF,tol}$

Figure 65: V_{REFDQ} Timing Diagram for V_{REF,time} Parameter


V_{REFDQ} calibration mode is entered via an MRS command, setting MR6[7] to 1 (0 disables V_{REFDQ} calibration mode) and setting MR6[6] to either 0 or 1 to select the desired range (MR6[5:0] are “Don't Care”). After V_{REFDQ} calibration mode has been entered, V_{REFDQ} calibration mode legal commands may be issued once ^tV_{REFDQE} has been satisfied. Legal commands for V_{REFDQ} calibration mode are ACT, WR, WRA, RD, RDA, PRE, DES, and MRS to set V_{REFDQ} values, and MRS to exit V_{REFDQ} calibration mode. Also, after V_{REFDQ} calibration mode has been entered, “dummy” WRITE commands are allowed prior to adjusting the V_{REFDQ} value the first time V_{REFDQ} calibration is performed after initialization.

Setting V_{REFDQ} values requires MR6[7] be set to 1 and MR6[6] be unchanged from the initial range selection; MR6[5:0] may be set to the desired V_{REFDQ} values. If MR6[7] is set to 0, MR6[6:0] are not written. V_{REF,time-short} or V_{REF,time-long} must be satisfied after each MR6 command to set V_{REFDQ} value before the internal V_{REFDQ} value is valid.

If PDA mode is used in conjunction with V_{REFDQ} calibration, the PDA mode requirement that only MRS commands are allowed while PDA mode is enabled is not waived. That is, the only V_{REFDQ} calibration mode legal commands noted above that may be used are the MRS commands: MRS to set V_{REFDQ} values and MRS to exit V_{REFDQ} calibration mode.

The last MR6[6:0] setting written to MR6 prior to exiting V_{REFDQ} calibration mode is the range and value used for the internal V_{REFDQ} setting. V_{REFDQ} calibration mode may be exited when the DRAM is in idle state. After the MRS command to exit V_{REFDQ} calibration mode has been issued, DES must be issued until ^tV_{REFDQX} has been satisfied where any legal command may then be issued. V_{REFDQ} setting should be updated if the die temperature changes too much from the calibration temperature.

The following are typical script when applying the above rules for V_{REFDQ} calibration routine when performing V_{REFDQ} calibration in Range 1:

- MR6[7:6]10 [5:0]XXXXXXX.
 - Subsequent legal commands while in V_{REFDQ} calibration mode: ACT, WR, WRA, RD, RDA, PRE, DES, and MRS (to set V_{REFDQ} values and exit V_{REFDQ} calibration mode).
- All subsequent V_{REFDQ} calibration MR setting commands are MR6[7:6]10 [5:0]VVVVVV.
 - “VVVVVV” are desired settings for V_{REFDQ}.
- Issue ACT/WR/RD looking for pass/fail to determine V_{CENT} (midpoint) as needed.
- To exit V_{REFDQ} calibration, the last two V_{REFDQ} calibration MR commands are:
 - MR6[7:6]10 [5:0]VVVVVV* where VVVVVV* = desired value for V_{REFDQ}.

- MR6[7:0] [6:0]XXXXXXXX to exit V_{REFDQ} calibration mode.


The following are typical script when applying the above rules for V_{REFDQ} calibration routine when performing V_{REFDQ} calibration in Range 2:

- MR6[7:6]11 [5:0]XXXXXXXX.
- Subsequent legal commands while in V_{REFDQ} calibration mode: ACT, WR, WRA, RD, RDA, PRE, DES, and MRS (to set V_{REFDQ} values and exit V_{REFDQ} calibration mode).
- All subsequent V_{REFDQ} calibration MR setting commands are MR6[7:6]11 [5:0]VVVVVV.
- "VVVVVV" are desired settings for V_{REFDQ}.
- Issue ACT/WR/RD looking for pass/fail to determine V_{CENT} (midpoint) as needed.
- To exit V_{REFDQ} calibration, the last two V_{REFDQ} calibration MR commands are:
 - MR6[7:6]11 [5:0]VVVVVV* where VVVVVV* = desired value for V_{REFDQ}.
 - MR6[7:0] [6:0]XXXXXXXX to exit V_{REFDQ} calibration mode.

Note:

Range may only be set or changed when entering V_{REFDQ} calibration mode; changing range while in or exiting V_{REFDQ} calibration mode is illegal.

Figure 66: V_{REFDQ} Training Mode Entry and Exit Timing Diagram



- Notes:
1. New V_{REFDQ} values are not allowed with an MRS command during calibration mode entry.
 2. Depending on the step size of the latest programmed V_{REF} value, V_{REF} must be satisfied before disabling V_{REFDQ} training mode.

Figure 67: V_{REF} Step: Single Step Size Increment Case







Figure 68: V_{REF} Step: Single Step Size Decrement Case

Figure 69: V_{REF} Full Step: From $V_{REF,min}$ to $V_{REF,max}$ Case

Figure 70: V_{REF} Full Step: From $V_{REF,max}$ to $V_{REF,min}$ Case



V_{REFDQ} Target Settings

The V_{REFDQ} initial settings are largely dependant on the ODT termination settings. The table below shows all of the possible initial settings available for V_{REFDQ} training; it is unlikely the lower ODT settings would be used in most cases.

Table 38: V_{REFDQ} Settings ($V_{\text{DDQ}} = 1.2\text{V}$)

R_{ON}	ODT	$V_x - V_{\text{IN LOW}}$ (mV)	V_{REFDQ} (mV)	V_{REFDQ} (% V_{DDQ})
34 ohm	34 ohm	600	900	75%
	40 ohm	550	875	73%
	48 ohm	500	850	71%
	60 ohm	435	815	68%
	80 ohm	360	780	65%
	120 ohm	265	732	61%
	240 ohm	150	675	56%
48 ohm	34 ohm	700	950	79%
	40 ohm	655	925	77%
	48 ohm	600	900	75%
	60 ohm	353	865	72%
	80 ohm	450	825	69%
	120 ohm	345	770	64%
	240 ohm	200	700	58%

Figure 71: V_{REFDQ} Equivalent Circuit



Connectivity Test Mode

Connectivity test (CT) mode is similar to boundary scan testing but is designed to significantly speed up the testing of electrical continuity of pin interconnections between the device and the memory controller on the PC boards. Designed to work seamlessly with any boundary scan device, CT mode is supported in all x16 devices, and on select x4 and x8 devices (JEDEC specifies CT mode for x4 and x8 as an optional feature on 8Gb and above).

Contrary to other conventional shift-register-based test modes, where test patterns are shifted in and out of the memory devices serially during each clock, the CT mode allows test patterns to be entered on the test input pins in parallel and the test results to be extracted from the test output pins of the device in parallel. These two functions are also performed at the same time, significantly increasing the speed of the connectivity check. When placed in CT mode, the device appears as an asynchronous device to the external controlling agent. After the input test pattern is applied, the connectivity test results are available for extraction in parallel at the test output pins after a fixed propagation delay time.

Note: A reset of the device is required after exiting CT mode (see RESET and Initialization Procedure).

Pin Mapping

Only digital pins can be tested using the CT mode. For the purposes of a connectivity check, all the pins used for digital logic in the device are classified as one of the following types:

- **Test enable (TEN):** When asserted HIGH, this pin causes the device to enter CT mode. In CT mode, the normal memory function inside the device is bypassed and the I/O pins appear as a set of test input and output pins to the external controlling agent. Additionally, the device will set the internal V_{REFDQ} to $V_{DDQ} \times 0.5$ during CT mode (this is the only time the DRAM takes direct control over setting the internal V_{REFDQ}). The TEN pin is dedicated to the connectivity check function and will not be used during normal device operation.
- **Chip select (CS_n):** When asserted LOW, this pin enables the test output pins in the device. When de-asserted, these output pins will be High-Z. The CS_n pin in the device serves as the CS_n pin in CT mode.
- **Test input:** A group of pins used during normal device operation designated as test input pins. These pins are used to enter the test pattern in CT mode.
- **Test output:** A group of pins used during normal device operation designated as test output pins. These pins are used for extraction of the connectivity test results in CT mode.
- **RESET_n:** This pin must be fixed high level during CT mode, as in normal function.

Table 39: Connectivity Mode Pin Description and Switching Levels

CT Mode Pins	Pin Name During Normal Memory Operation	Switching Level	Notes
Test enable	TEN	CMOS (20%/80% V_{DD})	1, 2
Chip select	CS _n	$V_{REFCA} \pm 200\text{mV}$	3
Test input	A BA[1:0], BG[1:0], A[9:0], A10/AP, A11, A12/BC _n , A13, WE _n /A14, CAS _n /A15, RAS _n /A16, CKE, ACT _n , ODT, CLK _t , CLK _c , PAR	$V_{REFCA} \pm 200\text{mV}$	3
	B LDM _n /LDBI _n , UDM _n /LDBI _n ; DM _n /DBI _n	$V_{REFDQ} \pm 200\text{mV}$	4
	C ALERT _n	CMOS (20%/80% V_{DD})	2, 5
	D RESET _n	CMOS (20%/80% V_{DD})	2

Table 39: Connectivity Mode Pin Description and Switching Levels

CT Mode Pins	Pin Name During Normal Memory Operation	Switching Level	Notes
Test output	DQ[15:0], UDQS_t, UDQS_c, LDQS_t, LDQS_c; DQS_t, DQS_c	$V_{TT} \pm 100\text{mV}$	6

- Notes:
1. TEN: Connectivity test mode is active when TEN is HIGH and inactive when TEN is LOW. TEN must be LOW during normal operation.
 2. CMOS is a rail-to-rail signal with DC HIGH at 80% and DC LOW at 20% of V_{DD} (960mV for DC HIGH and 240mV for DC LOW.)
 3. V_{REFCA} should be $V_{DD}/2$.
 4. V_{REFDQ} should be $V_{DDQ}/2$.
 5. ALERT_n switching level is not a final setting.
 6. V_{TT} should be set to $V_{DD}/2$.

Minimum Terms Definition for Logic Equations

The test input and output pins are related by the following equations, where INV denotes a logical inversion operation and XOR a logical exclusive OR operation:

$$MT0 = \text{XOR}(A1, A6, PAR)$$

$$MT1 = \text{XOR}(A8, ALERT_n, A9)$$

$$MT2 = \text{XOR}(A2, A5, A13)$$

$$MT3 = \text{XOR}(A0, A7, A11)$$

$$MT4 = \text{XOR}(CK_c, ODT, CAS_n/A15)$$

$$MT5 = \text{XOR}(CKE, RAS_n/A16, A10/AP)$$

$$MT6 = \text{XOR}(ACT_n, A4, BA1)$$

$$MT7 = \text{x16: XOR}(DMU_n/DBIU_n, DML_n/DBIL_n, CK_t)$$

$$= \text{x8: XOR}(BG1, DML_n/DBIL_n, CK_t)$$

$$= \text{x4: XOR}(BG1, CK_t)$$

$$MT8 = \text{XOR}(WE_n/A14, A12 / BC, BA0)$$

$$MT9 = \text{XOR}(BG0, A3, RESET_n \text{ and } TEN)$$

Logic Equations for a x4 Device, When Supported

$$DQ0 = \text{XOR}(MT0, MT1)$$

$$DQ1 = \text{XOR}(MT2, MT3)$$

$$DQ2 = \text{XOR}(MT4, MT5)$$

$$DQ3 = \text{XOR}(MT6, MT7)$$

$$DQS_t = MT8$$

$$DQS_t = MT9$$

Logic Equations for a x8 Device, When Supported

$$DQ0 = MT0 \quad DQ5 = MT5$$

$$DQ1 = MT1 \quad DQ6 = MT6$$

$$DQ2 = MT2 \quad DQ7 = MT7$$

$$DQ3 = MT3 \quad DQS_t = MT8$$

$$DQ4 = MT4 \quad DQS_t = MT9$$

Logic Equations for a x16 Device


DQ0 = MT0 DQ10 = INV DQ2
DQ1 = MT1 DQ11 = INV DQ3
DQ2 = MT2 DQ12 = INV DQ4
DQ3 = MT3 DQ13 = INV DQ5
DQ4 = MT4 DQ14 = INV DQ6
DQ5 = MT5 DQ15 = INV DQ7
DQ6 = MT6 LDQS_t = MT8
DQ7 = MT7 UDQS_t = MT9
DQ8 = INV DQ0 LDQS_c = INV LDQS_t
DQ9 = INV DQ1 UDQS_c = INV LDQS_c

CT Input Timing Requirements

Prior to the assertion of the TEN pin, all voltage supplies must be valid and stable. Upon the assertion of the TEN pin HIGH with RESET_n, CKE and CS_n held HIGH; CLK_t, CLK_c, and CKE signals become test inputs within t_{CTECT_Valid} . The remaining CT inputs become valid t_{CT_Enable} after TEN goes HIGH when CS_n allows input to begin sampling, provided inputs were valid for at least t_{CT_Valid} . While in CT mode, refresh activities in the memory arrays are not allowed; they are initiated either externally (auto refresh) or internally (self refresh).

The TEN pin may be asserted after the DRAM has completed power-on. After the DRAM is initialized and V_{REFDQ} is calibrated, CT mode may no longer be used. The TEN pin may be de-asserted at any time in CT mode. Upon exiting CT mode, the states and the integrity of the original content of the memory array are unknown. A full reset of the memory device is required.

After CT mode has been entered, the output signals will be stable within t_{CT_Valid} after the test inputs have been applied as long as TEN is maintained HIGH and CS_n is maintained LOW.

Figure 72: Connectivity Test Mode Entry


Target Row Refresh Mode

Rows can be accessed a limited number of times within a certain time period before adjacent rows require refresh. The maximum activate count (MAC) is the maximum number of activates that a single row can sustain within a time interval of equal to or less than the maximum activate window (t_{MAW}) before the adjacent rows need to be refreshed, regardless of how the activates are distributed over t_{MAW} . The row receiving the excessive activates is the target row (TR_n). The two adjacent rows to be refreshed are the victim rows. The MAC values are encoded in MPR Page 3 MPR3[4:0].

Target row refresh (TTR) mode is not required to be used, and in some cases has been rendered inoperable. Micron's DDR4 devices automatically perform TRR mode in the background. Most die will provide an MPR Page 3 MPR3[3:0] of 1000, indicating there is no restriction to the number of ACTIVATE commands to a given row in a refresh period provided DRAM timing specifications are not violated.

Table 40: MAC Encoding of MPR Page 3 MPR3


[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	MAC	Comments
x	x	x	x	0	0	0	0	Untested	The device has not been tested for MAC.
x	x	x	x	0	0	0	1	$t_{MAC} = 700K$	
x	x	x	x	0	0	1	0	$t_{MAC} = 600K$	
x	x	x	x	0	0	1	1	$t_{MAC} = 500K$	
x	x	x	x	0	1	0	0	$t_{MAC} = 400K$	
x	x	x	x	0	1	0	1	$t_{MAC} = 300K$	
x	x	x	x	0	1	1	0	Reserved	
x	x	x	x	0	1	1	1	$t_{MAC} = 200K$	
x	x	x	x	1	0	0	0	Unlimited	There is no restriction to the number of ACTIVATE commands to a given row in a refresh period provided DRAM timing specifications are not violated.
x	x	x	x	1	0	0	1	Reserved	
x	x	x	x	:	:	:	:	Reserved	
x	x	x	x	1	1	1	1	Reserved	

Notes: 1. MAC encoding in MPR Page 3 MPR3.

ACTIVATE command


The ACTIVATE command is used to open (activate) a row in a particular bank for subsequent access. The values on the BG[1:0] inputs select the bank group, the BA[1:0] inputs select the bank within the bank group, and the address provided on inputs A[17:0] selects the row within the bank. This row remains active (open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank. Bank-to-bank command timing for ACTIVATE commands uses two different timing parameters, depending on whether the banks are in the same or different bank group. t_{RRD_S} (short) is used for timing between banks located in different bank groups. t_{RRD_L} (long) is used for timing between banks located in the same bank group. Another timing restriction for consecutive ACTIVATE commands [issued at t_{RRD} (MIN)] is t_{FAW} (four activate window). Because there is a maximum of four banks in a bank group, the t_{FAW} parameter applies across different bank groups (five ACTIVATE commands issued at t_{RRD_L} (MIN) to the same bank group would be limited by t_{RC}).

Figure 73: t_{RRD} Timing



- Notes: 1. t_{RRD_S} ; ACTIVATE-to-ACTIVATE command period (short); applies to consecutive ACTIVATE commands to different bank groups (that is, T0 and T4).
2. t_{RRD_L} ; ACTIVATE-to-ACTIVATE command period (long); applies to consecutive ACTIVATE commands to the different banks in the same bank group (that is, T4 and T10).

Figure 74: t_{FAW} Timing



- Notes: 1. t_{FAW} ; four activate windows.

PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation for a specified time (t_{RP}) after the PRECHARGE command is issued. An exception to this is the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters.

After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

The auto precharge feature is engaged when a READ or WRITE command is issued with A10 HIGH. The auto precharge feature uses the RAS lockout circuit to internally delay the PRECHARGE operation until the ARRAY RESTORE operation has completed. The RAS lockout circuit feature allows the PRECHARGE operation to be partially or completely hidden during burst READ cycles when the auto precharge feature is engaged. The PRECHARGE operation will not begin until after the last data of the burst write sequence is properly stored in the memory array.

REFRESH Command

The REFRESH command (REF) is used during normal operation of the device. This command is nonpersistent, so it must be issued each time a refresh is required. The device requires REFRESH cycles at an average periodic interval of t_{REFI} . When CS_n, RAS_n/A16, and CAS_n/A15 are held LOW and WE_n/A14 HIGH at the rising edge of the clock, the device enters a REFRESH cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time, t_{RP} (MIN), before the REFRESH command can be applied. The refresh addressing is generated by the internal DRAM refresh controller. This makes the address bits “Don’t Care” during a REFRESH command. An internal address counter supplies the addresses during the REFRESH cycle. No control of the external address bus is required once this cycle has started. When the REFRESH cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the REFRESH command and the next valid command, except DES, must be greater than or equal to the minimum REFRESH cycle time t_{RFC} (MIN), as shown in Figure 75.


Note: The t_{RFC} timing parameter depends on memory density.

In general, a REFRESH command needs to be issued to the device regularly every t_{REFI} interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling-in the REFRESH command. A limited number REFRESH commands can be postponed depending on refresh mode: a maximum of 8 REFRESH commands can be postponed when the device is in 1X refresh mode; a maximum of 16 REFRESH commands can be postponed when the device is in 2X refresh mode; and a maximum of 32 REFRESH commands can be postponed when the device is in 4X refresh mode.

When 8 consecutive REFRESH commands are postponed, the resulting maximum interval between the surrounding REFRESH commands is limited to $9 \times t_{REFI}$ (see Figure 76). For both the 2X and 4X refresh modes, the maximum consecutive REFRESH commands allowed is limited to $17 \times t_{REFI2}$ and $36 \times t_{REFI4}$, respectively.

A limited number REFRESH commands can be pulled-in as well. A maximum of 8 additional REFRESH commands can be issued in advance or “pulled-in” in 1X refresh mode, a maximum of 16 additional REFRESH commands can be issued when in advance in 2X refresh mode, and a maximum of 32 additional REFRESH commands can be issued in advance when in 4X refresh mode. Each of these REFRESH commands reduces the number of regular REFRESH commands required later by one. Note that pulling in more than the maximum allowed REFRESH commands in advance does not further reduce the number of regular REFRESH commands required later, so that the resulting maximum interval between two surrounding REFRESH commands is limited to $9 \times t_{REFI}$ (Figure 77), $18 \times t_{REFI2}$, or $36 \times t_{REFI4}$. At any given time, a maximum of 16 REF commands can be issued within $2 \times t_{REF}$, 32 REF2 commands can be issued within $4 \times t_{REF}$, and 64 REF4 commands can be issued within $8 \times t_{REFI4}$.

Figure 75: REFRESH Command Timing



- Notes: 1. Only DES commands are allowed after a REFRESH command is registered until t_{RFC} (MIN) expires.
2. Time interval between two REFRESH commands may be extended to a maximum of $9 \times t_{REFI}$.

Figure 76: Postponing REFRESH Commands (Example)





Figure 77: Pulling In REFRESH Commands (Example)



Temperature-Controlled Refresh Mode

During normal operation, temperature-controlled refresh (TCR) mode disabled, the device must have a REFRESH command issued once every t_{REFI} , except for what is allowed by posting (see REFRESH Command section). This means a REFRESH command must be issued once every $3.9\mu s$ if T_C is greater than or equal to $85^\circ C$, and once every $7.8\mu s$ if T_C is less than $85^\circ C$.

Table 41: Normal t_{REFI} Refresh (TCR Disabled)

Temperature	Normal Temperature		Extended Temperature	
	External Refresh Period	Internal Refresh Period	External Refresh Period	Internal Refresh Period
$T_C < 45^{\circ}\text{C}$	$7.8\mu\text{s}$	$7.8\mu\text{s}$	$3.9\mu\text{s}^1$	$3.9\mu\text{s}^1$
$45^{\circ}\text{C} \leq T_C < 85^{\circ}\text{C}$				
$85^{\circ}\text{C} \leq T_C < 95^{\circ}\text{C}$	N/A			

Notes: 1. If T_C is less than $85^\circ C$, the external refresh period can be $7.8\mu s$ instead of $3.9\mu s$.

When TCR mode is enabled, the device will register the externally supplied REFRESH command and adjust the internal refresh period to be longer than t_{REFI} of the normal temperature range, when allowed, by skipping REFRESH commands with the proper gear ratio. TCR mode has two ranges to select between the normal temperature range and the extended temperature range; the correct range must be selected so the internal control operates correctly. The DRAM must have the correct refresh rate applied externally; the internal refresh rate is determined by the DRAM based upon the temperature.

TCR Mode – Normal Temperature Range

REFRESH commands should be issued to the device with the refresh period equal to or shorter than t_{REFI} of normal temperature range ($0^\circ C$ to $85^\circ C$). In this mode, the system guarantees that the temperature does not exceed $85^\circ C$. The device may adjust the internal refresh period to be longer than t_{REFI} of the normal temperature range by skipping external REFRESH commands with the proper gear ratio when T_C is below $45^\circ C$. The internal refresh period is automatically adjusted inside the DRAM, and the DRAM controller does not need to provide any additional control.

TCR Mode – Extended Temperature Range

REFRESH commands should be issued to the device with the refresh period equal to or shorter than t_{REFI} of extended temperature range ($85^\circ C$ to $95^\circ C$). Even though the external refresh supports the extended temperature range, the device will adjust its internal refresh period to t_{REFI} of the normal temperature range by skipping external REFRESH commands with proper gear ratio when operating in the normal temperature range ($0^\circ C$ to $85^\circ C$). The device may adjust the internal refresh period to be longer than t_{REFI} of the normal temperature range by skipping external REFRESH commands with the proper gear ratio when T_C is below $45^\circ C$. The internal refresh period is automatically adjusted inside the DRAM, and the DRAM controller does not need to provide any additional control.


8Gb: x4, x8, x16 DDR4 SDRAM Temperature-Controlled Refresh Mode

Table 42: Normal t_{REFI} Refresh (TCR Enabled)

Temperature	Normal Temperature		Extended Temperature	
	External Refresh Period	Internal Refresh Period	External Refresh Period	Internal Refresh Period
$T_C < 45^{\circ}\text{C}$	7.8μs	>> 7.8μs	3.9μs ¹	>> 7.8μs
$45^{\circ}\text{C} \leq T_C < 85^{\circ}\text{C}$	7.8μs	7.8μs		7.8μs
$85^{\circ}\text{C} \leq T_C < 95^{\circ}\text{C}$	N/A			3.9μs

Notes: 1. If the external refresh period is 7.8 μs , the device will refresh internally at half the listed refresh rate and will violate refresh specifications.

Figure 78: TCR Mode Example¹



Notes: 1. TCR enabled with extended temperature range selected.

Fine Granularity Refresh Mode

Mode Register and Command Truth Table

The REFRESH cycle time (t_{RFC}) and the average refresh interval (t_{REFI}) can be programmed by the MRS command. The appropriate setting in the mode register will set a single set of REFRESH cycle times and average refresh interval for the device (fixed mode), or allow the dynamic selection of one of two sets of REFRESH cycle times and average refresh interval for the device (on-the-fly mode [OTF]). OTF mode must be enabled by MRS before any OTF REFRESH command can be issued.

Table 43: MRS Definition

MR3[8]	MR3[7]	MR3[6]	Refresh Rate Mode
0	0	0	Normal mode (fixed 1x)
0	0	1	Fixed 2x
0	1	0	Fixed 4x
0	1	1	Reserved
1	0	0	Reserved
1	0	1	On-the-fly 1x/2x
1	1	0	On-the-fly 1x/4x
1	1	1	Reserved

There are two types of OTF modes (1x/2x and 1x/4x modes) that are selectable by programming the appropriate values into the mode register. When either of the two OTF modes is selected, the device evaluates the BG0 bit when a REFRESH command is issued, and depending on the status of BG0, it dynamically switches its internal refresh configuration between 1x and 2x (or 1x and 4x) modes, and then executes the corresponding REFRESH operation.

Table 44: REFRESH Command Truth table

Refresh	CS_n	ACT_n	RAS_n/ A15	CAS_n/ A14	WE_n/ A13	BG1	BG0	A10/AP	A[9:0], A[12:11], A[20:16]	MR3[8:6]
Fixed rate	L	H	L	L	H	V	V	V	V	0vv
OTF: 1x	L	H	L	L	H	V	L	V	V	1vv
OTF: 2x	L	H	L	L	H	V	H	V	V	101
OTF: 4x	L	H	L	L	H	V	H	V	V	110

t_{REFI} and t_{RFC} Parameters

The default refresh rate mode is fixed 1x mode where REFRESH commands should be issued with the normal rate; that is, $t_{REFI1} = t_{REFI}(\text{base})$ (for $T_C \leq 85^\circ\text{C}$), and the duration of each REFRESH command is the normal REFRESH cycle time (t_{RFC1}). In 2x mode (either fixed 2x or OTF 2x mode), REFRESH commands should be issued to the device at the double frequency ($t_{REFI2} = t_{REFI}(\text{base})/2$) of the normal refresh rate. In 4x mode, the REFRESH command rate should be quadrupled ($t_{REFI4} = t_{REFI}(\text{base})/4$). Per each mode and command type, the t_{RFC} parameter has different values as defined in the following table.

For discussion purposes, the REFRESH command that should be issued at the normal refresh rate and has the normal REFRESH cycle duration may be referred to as an REF1x command. The REFRESH command that should be issued at the double frequency (t_{RE-

8Gb: x4, x8, x16 DDR4 SDRAM Fine Granularity Refresh Mode


$t_{FI2} = t_{REFI}(\text{base})/2$) may be referred to as a REF2x command. Finally, the REFRESH command that should be issued at the quadruple rate ($t_{REFI4} = t_{REFI}(\text{base})/4$) may be referred to as a REF4x command.

In the fixed 1x refresh rate mode, only REF1x commands are permitted. In the fixed 2x refresh rate mode, only REF2x commands are permitted. In the fixed 4x refresh rate mode, only REF4x commands are permitted. When the on-the-fly 1x/2x refresh rate mode is enabled, both REF1x and REF2x commands are permitted. When the OTF 1x/4x refresh rate mode is enabled, both REF1x and REF4x commands are permitted.

Table 45: t_{REFI} and t_{RFC} Parameters

Refresh Mode	Parameter		2Gb	4Gb	8Gb	16Gb	Units
	$t_{REFI}(\text{base})$		7.8	7.8	7.8	TBD	μs
1x mode	t_{REFI1}	$0^{\circ}\text{C} \leq T_C \leq 85^{\circ}\text{C}$	$t_{REFI}(\text{base})$	$t_{REFI}(\text{base})$	$t_{REFI}(\text{base})$	$t_{REFI}(\text{base})$	μs
		$85^{\circ}\text{C} \leq T_C \leq 95^{\circ}\text{C}$	$t_{REFI}(\text{base})/2$	$t_{REFI}(\text{base})/2$	$t_{REFI}(\text{base})/2$	$t_{REFI}(\text{base})/2$	μs
	t_{RFC1}		160	260	350	TBD	ns
2x mode	t_{REFI2}	$0^{\circ}\text{C} \leq T_C \leq 85^{\circ}\text{C}$	$t_{REFI}(\text{base})/2$	$t_{REFI}(\text{base})/2$	$t_{REFI}(\text{base})/2$	$t_{REFI}(\text{base})/2$	μs
		$85^{\circ}\text{C} \leq T_C \leq 95^{\circ}\text{C}$	$t_{REFI}(\text{base})/4$	$t_{REFI}(\text{base})/4$	$t_{REFI}(\text{base})/4$	$t_{REFI}(\text{base})/4$	μs
	t_{RFC2}		110	160	260	TBD	ns
4x mode	t_{REFI4}	$0^{\circ}\text{C} \leq T_C \leq 85^{\circ}\text{C}$	$t_{REFI}(\text{base})/4$	$t_{REFI}(\text{base})/4$	$t_{REFI}(\text{base})/4$	$t_{REFI}(\text{base})/4$	μs
		$85^{\circ}\text{C} \leq T_C \leq 95^{\circ}\text{C}$	$t_{REFI}(\text{base})/8$	$t_{REFI}(\text{base})/8$	$t_{REFI}(\text{base})/8$	$t_{REFI}(\text{base})/8$	μs
	t_{RFC4}		90	110	160	TBD	ns


Figure 79: 4Gb with Fine Granularity Refresh Mode Example



Changing Refresh Rate

If the refresh rate is changed by either MRS or OTF. New t_{REFI} and t_{RFC} parameters will be applied from the moment of the rate change. When the REF1x command is issued to the DRAM, t_{REF1} and t_{RFC1} are applied from the time that the command was issued; when the REF2x command is issued, t_{REF2} and t_{RFC2} should be satisfied.

Figure 80: OFT REFRESH Command Timing



The following conditions must be satisfied before the refresh rate can be changed. Otherwise, data retention cannot be guaranteed.

- In the fixed 2x refresh rate mode or the OTF 1x/2x refresh mode, an even number of REF2x commands must be issued because the last change of the refresh rate mode with an MRS command before the refresh rate can be changed by another MRS command.
- In the OTF1x/2x refresh rate mode, an even number of REF2x commands must be issued between any two REF1x commands.
- In the fixed 4x refresh rate mode or the OTF 1x/4x refresh mode, a multiple-of-four number of REF4x commands must be issued because the last change of the refresh rate with an MRS command before the refresh rate can be changed by another MRS command.
- In the OTF1x/4x refresh rate mode, a multiple-of-four number of REF4x commands must be issued between any two REF1x commands.

There are no special restrictions for the fixed 1x refresh rate mode. Switching between fixed and OTF modes keeping the same rate is not regarded as a refresh rate change.

Usage with TCR Mode

If the temperature controlled refresh mode is enabled, only the normal mode (fixed 1x mode, MR3[8:6] = 000) is allowed. If any other refresh mode than the normal mode is selected, the temperature controlled refresh mode must be disabled.

Self Refresh Entry and Exit

The device can enter self refresh mode anytime in 1x, 2x, and 4x mode without any restriction on the number of REFRESH commands that have been issued during the mode before the self refresh entry. However, upon self refresh exit, extra REFRESH command(s) may be required, depending on the condition of the self refresh entry.

The conditions and requirements for the extra REFRESH command(s) are defined as follows:

- In the fixed 2x refresh rate mode or the enable-OTF 1x/2x refresh rate mode, it is recommended there be an even number of REF2x commands before entry into self refresh after the last self refresh exit, REF1x command, or MRS command that set the refresh mode. If this condition is met, no additional REFRESH commands are required upon self refresh exit. In the case that this condition is not met, either one extra REF1x command or two extra REF2x commands must be issued upon self

refresh exit. These extra REFRESH commands are not counted toward the computation of the average refresh interval (t_{REFI}).

In the fixed 4x refresh rate mode or the enable-OTF 1x/4x refresh rate mode, it is recommended there be a multiple-of-four number of REF4x commands before entry into self refresh after the last self refresh exit, REF1x command, or MRS command that set the refresh mode. If this condition is met, no additional refresh commands are required upon self refresh exit. When this condition is not met, either one extra REF1x command or four extra REF4x commands must be issued upon self refresh exit. These extra REFRESH commands are not counted toward the computation of the average refresh interval (t_{REFI}).

There are no special restrictions on the fixed 1x refresh rate mode.

This section does not change the requirement regarding postponed REFRESH commands. The requirement for the additional REFRESH command(s) described above is independent of the requirement for the postponed REFRESH commands.

SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the device, even if the rest of the system is powered down. When in self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is defined by having CS_n, RAS_n, CAS_n, and CKE held LOW with WE_n and ACT_n HIGH at the rising edge of the clock.

Before issuing the SELF REFRESH ENTRY command, the device must be idle with all banks in the precharge state and ^tRP satisfied. Idle state is defined as: All banks are closed (^tRP, ^tDAL, and so on, satisfied), no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied (^tMRD, ^tMOD, ^tRFC, ^tZQinit, ^tZQoper, ^tZQCS, and so on). After the SELF REFRESH ENTRY command is registered, CKE must be held LOW to keep the device in self refresh mode. The DRAM automatically disables ODT termination, regardless of the ODT pin, when it enters self refresh mode and automatically enables ODT upon exiting self refresh. During normal operation (DLL_{on}), the DLL is automatically disabled upon entering self refresh and is automatically enabled (including a DLL reset) upon exiting self refresh.

When the device has entered self refresh mode, all of the external control signals, except CKE and RESET_n, are “Don’t Care.” For proper SELF REFRESH operation, all power supply and reference pins (V_{DD}, V_{DDQ}, V_{SS}, V_{SSQ}, V_{PP}, and V_{REFCA}) must be at valid levels. The DRAM internal V_{REFDQ} generator circuitry may remain on or be turned off depending on the MR_x bit Y setting. If the internal V_{REFDQ} circuit is on in self refresh, the first WRITE operation or first write-leveling activity may occur after ^tXS time after self refresh exit. If the DRAM internal V_{REFDQ} circuitry is turned off in self refresh, it ensures that the V_{REFDQ} generator circuitry is powered up and stable within the ^tXSDLL period when the DRAM exits the self refresh state. The first WRITE operation or first write-leveling activity may not occur earlier than ^tXSDLL after exiting self refresh. The device initiates a minimum of one REFRESH command internally within the ^tCKE period once it enters self refresh mode.

The clock is internally disabled during a SELF REFRESH operation to save power. The minimum time that the device must remain in self refresh mode is ^tCKESR. The user may change the external clock frequency or halt the external clock ^tCKSRE after self refresh entry is registered; however, the clock must be restarted and ^tCKSRX must be stable before the device can exit SELF REFRESH operation.

The procedure for exiting self refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a SELF REFRESH EXIT command (SRX, combination of CKE going HIGH and DESELECT on the command bus) is registered, the following timing delay must be satisfied:

Commands that do not require locked DLL:

- ^tXS = ACT, PRE, PREA, REF, SRE, and PDE.
- ^tXS_FAST = ZQCL, ZQCS, and MRS commands. For an MRS command, only DRAM CL, WR/RTP register, and DLL reset in MR0; R_{TT(NOM)} register in MR1; the CWL and R_{TT(WR)} registers in MR2; and gear-down mode register in MR3; WRITE and READ preamble registers in MR4; R_{TT(PARK)} register in MR5; ^tCCD_L/^tDLLK and V_{REFDQ} calibration value registers in MR6 may be accessed provided the DRAM is not in per-DRAM mode. Access to other DRAM mode registers must satisfy ^tXS timing. WRITE commands (WR, WRS4, WRS8, WRA, WRAS4, and WRAS8) that require synchronous ODT and dynamic ODT controlled by the WRITE command require a locked DLL.

Commands that require locked DLL in the normal operating range:

- ^tXSDLL – RD, RDS4, RDS8, RDA, RDAS4, and RDAS8 (unlike DDR3, WR, WRS4, WRS8, WRA, WRAS4, and WRAS8 because synchronous ODT is required).


8Gb: x4, x8, x16 DDR4 SDRAM SELF REFRESH Operation

Depending on the system environment and the amount of time spent in self refresh, ZQ CALIBRATION commands may be required to compensate for the voltage and temperature drift described in the ZQ CALIBRATION Commands section. To issue ZQ CALIBRATION commands, applicable timing requirements must be satisfied (see the ZQ Calibration Timing figure).


CKE must remain HIGH for the entire self refresh exit period t_{XSDLL} for proper operation except for self refresh re-entry. Upon exit from self refresh, the device can be put back into self refresh mode or power-down mode after waiting at least t_{XS} period and issuing one REFRESH command (refresh period of t_{RFC}). The DESELECT command must be registered on each positive clock edge during the self refresh exit interval t_{XS} . ODT must be turned off during t_{XSDLL} .

The use of self refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self refresh mode. Upon exit from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode.

Figure 81: Self Refresh Entry/Exit Timing




- Notes:
1. Only MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL commands are allowed.
 2. Valid commands not requiring a locked DLL.
 3. Valid commands requiring a locked DLL.

Figure 82: Self Refresh Entry/Exit Timing with CAL Mode


- Notes:
1. $t'_{CAL} = 3nCK$, $t'_{CPDED} = 4nCK$, $t'_{CKSRE} = 8nCK$, $t'_{CKSRX} = 8nCK$, $t'_{XS_FAST} = t'_{REFC4} (MIN) + 10ns$.
 2. $CS_n = HIGH$, $ACT_n = "Don't Care"$, $RAS_n/A16 = "Don't Care"$, $CAS_n/A15 = "Don't Care"$, $WE_n/A14 = "Don't Care"$.
 3. Only MRS (limited to those described in the SELF REFRESH Operations section), ZQCS, or ZQCL commands are allowed.

Self Refresh Abort

The exit timing from self refresh exit to the first valid command not requiring a locked DLL is t'_{XS} . The value of t'_{XS} is ($t'_{RFC} + 10ns$). This delay allows any refreshes started by the device time to complete. t'_{RFC} continues to grow with higher density devices, so t'_{XS} will grow as well. An MRS bit enables the self refresh abort mode. If the bit is disabled, the controller uses t'_{XS} timings (location MR4, bit 9). If the bit is enabled, the device aborts any ongoing refresh and does not increment the refresh counter. The controller can issue a valid command not requiring a locked DLL after a delay of t'_{XS_ABORT} . Upon exit from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode. This requirement remains the same irrespective of the setting of the MRS bit for self refresh abort.

Figure 83: Self Refresh Abort



- Notes:
1. Only MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL commands are allowed.
 2. Valid commands not requiring a locked DLL with self refresh abort mode enabled in the mode register.
 3. Valid commands requiring a locked DLL.

Self Refresh Exit with NOP Command

Exiting self refresh mode using the NO OPERATION command (NOP) is allowed under a specific system application. This special use of NOP allows for a common command/address bus between active DRAM devices and DRAM(s) in maximum power saving mode. Self refresh mode may exit with NOP commands provided:

- The device entered self refresh mode with CA parity and CAL disabled.
- t_{MPX_S} and t_{MPX_LH} are satisfied.
- NOP commands are only issued during t_{MPX_LH} window.

No other command is allowed during the t_{MPX_LH} window after an SELF REFRESH EXIT (SRX) command is issued.

Figure 84: Self Refresh Exit with NOP Command


Power-Down Mode

Power-down is synchronously entered when CKE is registered LOW (along with a DESELECT command). CKE is not allowed to go LOW when the following operations are in progress: MRS command, MPR operations, ZQCAL operations, DLL locking, or READ/WRITE operations. CKE is allowed to go LOW while any other operations, such as ROW ACTIVATION, PRECHARGE or auto precharge, or REFRESH, are in progress, but the power-down I_{DD} specification will not be applied until those operations are complete. The timing diagrams that follow illustrate power-down entry and exit.

For the fastest power-down exit timing, the DLL should be in a locked state when power-down is entered. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper READ operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation with any CKE intensive operations as long as the controller complies with DRAM specifications.

During power-down, if all banks are closed after any in-progress commands are completed, the device will be in precharge power-down mode; if any bank is open after in-progress commands are completed, the device will be in active power-down mode.


Entering power-down deactivates the input and output buffers, excluding CK, CKE, and RESET_n. In power-down mode, DRAM ODT input buffer deactivation is based on MRx bit Y. If it is configured to 0b, the ODT input buffer remains on and the ODT input signal must be at valid logic level. If it is configured to 1b, the ODT input buffer is deactivated and the DRAM ODT input signal may be floating and the device does not provide $R_{TT(NOM)}$ termination. Note that the device continues to provide $R_{TT(Park)}$ termination if it is enabled in the mode register MRa bit B. To protect internal delay on the CKE line to block the input signals, multiple DES commands are needed during the CKE switch off and on cycle(s); this timing period is defined as t_{CPDED} . CKE LOW will result in deactivation of command and address receivers after t_{CPDED} has expired.

Table 46: Power-Down Entry Definitions

DRAM Status	DLL	Power-Down Exit	Relevant Parameters
Active (a bank or more open)	On	Fast	t_{XP} to any valid command.
Precharged (all banks precharged)	On	Fast	t_{XP} to any valid command.

The DLL is kept enabled during precharge power-down or active power-down. In power-down mode, CKE is LOW, RESET_n is HIGH, and a stable clock signal must be maintained at the inputs of the device. ODT should be in a valid state, but all other input signals are “Don't Care.” (If RESET_n goes LOW during power-down, the device will be out of power-down mode and in the reset state.) CKE LOW must be maintained until t_{CKE} has been satisfied. Power-down duration is limited by $9 \times t_{REFL}$.

The power-down state is synchronously exited when CKE is registered HIGH (along with DES command). CKE HIGH must be maintained until t_{CKE} has been satisfied. The ODT input signal must be at a valid level when the device exits from power-down mode, independent of MRx bit Y if $R_{TT(NOM)}$ is enabled in the mode register. If $R_{TT(NOM)}$ is disabled, the ODT input signal may remain floating. A valid, executable command can be applied with power-down exit latency, t_{XP} , and/or t_{XPDLL} after CKE goes HIGH. Power-down exit latency is defined in the AC Specifications table.

Figure 85: Active Power-Down Entry and Exit


- Notes:
1. Valid commands at T0 are ACT, DES, or PRE with one bank remaining open after completion of the PRECHARGE command.
 2. ODT pin driven to a valid state; MR5[5] = 0 (normal setting).
 3. ODT pin driven to a valid state; MR5[5] = 1.

Figure 86: Power-Down Entry After Read and Read with Auto Precharge




Figure 87: Power-Down Entry After Write and Write with Auto Precharge





Figure 88: Power-Down Entry After Write



Notes: 1. DI n (or b) = data-in from column n (or b).

Figure 89: Precharge Power-Down Entry and Exit




Figure 90: REFRESH Command to Power-Down Entry




Figure 91: Active Command to Power-Down Entry




Figure 92: PRECHARGE/PRECHARGE ALL Command to Power-Down Entry






Figure 93: MRS Command to Power-Down Entry



Power-Down Clarifications – Case 1

When CKE is registered LOW for power-down entry, t_{PD} (MIN) must be satisfied before CKE can be registered HIGH for power-down exit. The minimum value of parameter t_{PD} (MIN) is equal to the minimum value of parameter t_{CKE} (MIN) as shown in the Timing Parameters by Speed Bin table. A detailed example of Case 1 follows.

Figure 94: Power-Down Entry/Exit Clarifications – Case 1



Power-Down Entry, Exit Timing with CAL

Command/Address latency is used and additional timing restrictions are required when entering power-down, as noted in the following figures.

Figure 95: Active Power-Down Entry and Exit Timing with CAL





Figure 96: REFRESH Command to Power-Down Entry with CAL



ODT Input Buffer Disable Mode for Power-Down

ODT input buffer disable mode, when enabled via MR5[5], will prevent the device from providing $R_{TT(NOM)}$ termination during power-down for additional power savings.

The internal delay on the CKE path to disable the ODT buffer and block the sampled output must be accounted for; therefore, ODT must be continuously driven to a valid level, either LOW or HIGH, when entering power-down. However, after $t_{CPDED} (MIN)$ has been satisfied, the ODT signal may float.


When ODT input buffer disable mode is enabled, $R_{TT(NOM)}$ termination corresponding to sampled ODT after CKE is first registered LOW (and t_{ANPD} before that) may not be provided. t_{ANPD} is equal to $(WL - 1)$ and is counted backward from PDE, with CKE registered LOW.

Figure 97: ODT Power-Down Entry with ODT Buffer Disable Mode



8Gb: x4, x8, x16 DDR4 SDRAM ODT Input Buffer Disable Mode for Power-Down

Figure 98: ODT Power-Down Exit with ODT Buffer Disable Mode




CRC Write Data Feature

CRC Write Data

The CRC write data feature takes the CRC generated data from the DRAM controller and compares it to the internally CRC generated data and determines whether the two match (no CRC error) or do not match (CRC error).

Figure 99: CRC Write Data Operation



WRITE CRC DATA Operation

A DRAM controller generates a CRC checksum using a 72-bit CRC tree and forms the write data frames, as shown in the following CRC data mapping tables for the x4, x8, and x16 configurations. A x4 device has a CRC tree with 32 input data bits used, and the remaining upper 40 bits D[71:32] being 1s. A x8 device has a CRC tree with 64 input data bits used, and the remaining upper 8 bits dependant upon whether DM_n/DBI_n is used (1s are sent when not used). A x16 device has two identical CRC trees each, one for the lower byte and one for the upper byte, with 64 input data bits used by each, and the remaining upper 8 bits on each byte dependant upon whether DM_n/DBI_n is used (1s are sent when not used). For a x8 and x16 DRAMs, the DRAM memory controller must send 1s in transfer 9 location whether or not DM_n/DBI_n is used.

The DRAM checks for an error in a received code word D[71:0] by comparing the received checksum against the computed checksum and reports errors using the ALERT_n signal if there is a mismatch. The DRAM can write data to the DRAM core without waiting for the CRC check for full writes when DM is disabled. If bad data is written to the DRAM core, the DRAM memory controller will try to overwrite the bad data with good data; this means the DRAM controller is responsible for data coherency when DM is disabled. However, in the case where both CRC and DM are enabled via MRS (that is, persistent mode), the DRAM will not write bad data to the core when a CRC error is detected.

DBI_n and CRC Both Enabled

The DRAM computes the CRC for received written data D[71:0]. Data is not inverted back based on DBI before it is used for computing CRC. The data is inverted back based on DBI before it is written to the DRAM core.

DM_n and CRC Both Enabled

When both DM and write CRC are enabled in the DRAM mode register, the DRAM calculates CRC before sending the write data into the array. If there is a CRC error, the DRAM blocks the WRITE operation and discards the data. The *Nonconsecutive WRITE (BL8/BC4-OTF) with 2^tCK Preamble and Write CRC in Same or Different Bank Group* and the *WRITE (BL8/BC4-OTF/Fixed) with 1^tCK Preamble and Write CRC in Same or Different BankGroup* figures in the WRITE Operation section show timing differences when DM is enabled.

DM_n and DBI_n Conflict During Writes with CRC Enabled

Both write DBI_n and DM_n can not be enabled at the same time; read DBI_n and DM_n can be enabled at the same time.

CRC and Write Preamble Restrictions

When write CRC is enabled:

- And 1^tCK WRITE preamble mode is enabled, a ^tCCD_S or ^tCCD_L of 4 clocks is not allowed.
- And 2^tCK WRITE preamble mode is enabled, a ^tCCD_S or ^tCCD_L of 6 clocks is not allowed.

CRC Simultaneous Operation Restrictions

When write CRC is enabled, neither MPR writes nor per-DRAM mode is allowed.

CRC Polynomial

The CRC polynomial used by DDR4 is the ATM-8 HEC, $X^8 + X^2 + X^1 + 1$.

A combinatorial logic block implementation of this 8-bit CRC for 72 bits of data includes 272 two-input XOR gates contained in eight 6-XOR-gate-deep trees.

The CRC polynomial and combinatorial logic used by DDR4 is the same as used on GDDR5.

The error coverage from the DDR4 polynomial used is shown in the following table.

Table 47: CRC Error Detection Coverage

Error Type	Detention Capability
Random single-bit errors	100%
Random double-bit errors	100%
Random odd count errors	100%
Random multibit UI vertical column error detection excluding DBI bits	100%

CRC Combinatorial Logic Equations

```

module CRC8_D72;
// polynomial: (0 1 2 8)
// data width: 72
// convention: the first serial data bit is D[71]
//initial condition all 0 implied
// “^” = XOR
function [7:0]
nextCRC8_D72;
input [71:0] Data;
input [71:0] D;
reg [7:0] CRC;
begin
D = Data;
CRC[0] =
D[69]^D[68]^D[67]^D[66]^D[64]^D[63]^D[60]^D[56]^D[54]^D[53]^D[52]^D[50]^D[49]
^D[48]^D[45]^D[43]^D[40]^D[39]^D[35]^D[34]^D[31]^D[30]^D[28]^D[23]^D[21]^D[19]
]^D[18]^D[16]^D[14]^D[12]^D[8]^D[7]^D[6]^D[0];
CRC[1] =
D[70]^D[66]^D[65]^D[63]^D[61]^D[60]^D[57]^D[56]^D[55]^D[52]^D[51]^D[48]^D[46]
^D[45]^D[44]^D[43]^D[41]^D[39]^D[36]^D[34]^D[32]^D[30]^D[29]^D[28]^D[24]^D[23]
]^D[22]^D[21]^D[20]^D[18]^D[17]^D[16]^D[15]^D[14]^D[13]^D[12]^D[9]^D[6]^D[1]^
D[0];
CRC[2] =
D[71]^D[69]^D[68]^D[63]^D[62]^D[61]^D[60]^D[58]^D[57]^D[54]^D[50]^D[48]^D[47]
^D[46]^D[44]^D[43]^D[42]^D[39]^D[37]^D[34]^D[33]^D[29]^D[28]^D[25]^D[24]^D[22]
]^D[17]^D[15]^D[13]^D[12]^D[10]^D[8]^D[6]^D[2]^D[1]^D[0];
CRC[3] =
D[70]^D[69]^D[64]^D[63]^D[62]^D[61]^D[59]^D[58]^D[55]^D[51]^D[49]^D[48]^D[47]
^D[45]^D[44]^D[43]^D[40]^D[38]^D[35]^D[34]^D[30]^D[29]^D[26]^D[25]^D[23]^D[18]
]^D[16]^D[14]^D[13]^D[11]^D[9]^D[7]^D[3]^D[2]^D[1];
CRC[4] =
D[71]^D[70]^D[65]^D[64]^D[63]^D[62]^D[60]^D[59]^D[56]^D[52]^D[50]^D[49]^D[48]
^D[46]^D[45]^D[44]^D[41]^D[39]^D[36]^D[35]^D[31]^D[30]^D[27]^D[26]^D[24]^D[19]
]^D[17]^D[15]^D[14]^D[12]^D[10]^D[8]^D[4]^D[3]^D[2];
CRC[5] =
D[71]^D[66]^D[65]^D[64]^D[63]^D[61]^D[60]^D[57]^D[53]^D[51]^D[50]^D[49]^D[47]
^D[46]^D[45]^D[42]^D[40]^D[37]^D[36]^D[32]^D[31]^D[28]^D[27]^D[25]^D[20]^D[18]
]^D[16]^D[15]^D[13]^D[11]^D[9]^D[5]^D[4]^D[3];
CRC[6] =
D[67]^D[66]^D[65]^D[64]^D[62]^D[61]^D[58]^D[54]^D[52]^D[51]^D[50]^D[48]^D[47]
^D[46]^D[43]^D[41]^D[38]^D[37]^D[33]^D[32]^D[29]^D[28]^D[26]^D[21]^D[19]^D[17]
]^D[16]^D[14]^D[12]^D[10]^D[6]^D[5]^D[4];
CRC[7] =
D[68]^D[67]^D[66]^D[65]^D[63]^D[62]^D[59]^D[55]^D[53]^D[52]^D[51]^D[49]^D[48]
^D[47]^D[44]^D[42]^D[39]^D[38]^D[34]^D[33]^D[30]^D[29]^D[27]^D[22]^D[20]^D[18]
]^D[17]^D[15]^D[13]^D[11]^D[7]^D[6]^D[5];

```

nextCRC8_D72 = CRC;

Burst Ordering for BL8

DDR4 supports fixed WRITE burst ordering [A2:A1:A0 = 0:0:0] when write CRC is enabled in BL8 (fixed).

CRC Data Bit Mapping

Table 48: CRC Data Mapping for x4 Devices, BL8

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ0	D0	D1	D2	D3	D4	D5	D6	D7	CRC0	CRC4
DQ1	D8	D9	D10	D11	D12	D13	D14	D15	CRC1	CRC5
DQ2	D16	D17	D17	D19	D20	D21	D22	D23	CRC2	CRC6
DQ3	D24	D25	D26	D27	D28	D29	D30	D31	CRC3	CRC7

Table 49: CRC Data Mapping for x8 Devices, BL8

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ0	D0	D1	D2	D3	D4	D5	D6	D7	CRC0	1
DQ1	D8	D9	D10	D11	D12	D13	D14	D15	CRC1	1
DQ2	D16	D17	D17	D19	D20	D21	D22	D23	CRC2	1
DQ3	D24	D25	D26	D27	D28	D29	D30	D31	CRC3	1
DQ4	D32	D33	D34	D35	D36	D37	D38	D39	CRC4	1
DQ5	D40	D41	D42	D43	D44	D45	D46	D47	CRC5	1
DQ6	D48	D49	D50	D51	D52	D53	D54	D55	CRC6	1
DQ7	D56	D57	D58	D59	D60	D61	D62	D63	CRC7	1
DQ_n/ DBI_n	D64	D65	D66	D67	D68	D69	D70	D71	1	1

A x16 device is treated as two x8 devices; a x16 device will have two identical CRC trees implemented. CRC[7:0] covers data bits D[71:0], and CRC[15:8] covers data bits D[143:72].

Table 50: CRC Data Mapping for x16 Devices, BL8

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ0	D0	D1	D2	D3	D4	D5	D6	D7	CRC0	1
DQ1	D8	D9	D10	D11	D12	D13	D14	D15	CRC1	1
DQ2	D16	D17	D17	D19	D20	D21	D22	D23	CRC2	1
DQ3	D24	D25	D26	D27	D28	D29	D30	D31	CRC3	1
DQ4	D32	D33	D34	D35	D36	D37	D38	D39	CRC4	1
DQ5	D40	D41	D42	D43	D44	D45	D46	D47	CRC5	1
DQ6	D48	D49	D50	D51	D52	D53	D54	D55	CRC6	1
DQ7	D56	D57	D58	D59	D60	D61	D62	D63	CRC7	1

Table 50: CRC Data Mapping for x16 Devices, BL8

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
LDM_n/ LDBI_n	D64	D65	D66	D67	D68	D69	D70	D71	1	1
DQ8	D72	D73	D74	D75	D76	D77	D78	D79	CRC8	1
DQ9	D80	D81	D82	D83	D84	D85	D86	D87	CRC9	1
DQ10	D88	D89	D90	D91	D92	D93	D94	D95	CRC10	1
DQ11	D96	D97	D98	D99	D100	D101	D102	D103	CRC11	1
DQ12	D104	D105	D106	D107	D108	D109	D110	D111	CRC12	1
DQ13	D112	D113	D114	D115	D116	D117	D118	D119	CRC13	1
DQ14	D120	D121	D122	D123	D124	D125	D126	D127	CRC14	1
DQ15	D128	D129	D130	D131	D132	D133	D134	D135	CRC15	1
UDM_n/ UDBI_n	D136	D137	D138	D139	D140	D141	D142	D143	1	1

CRC Enabled With BC4

If CRC and BC4 are both enabled, then address bit A2 is used to transfer critical data first for BC4 writes.

CRC with BC4 Data Bit Mapping

For a x4 device, the CRC tree inputs are 16 data bits, and the inputs for the remaining bits are 1.

When A2 = 1, data bits D[7:4] are used as inputs for D[3:0], D[15:12] are used as inputs to D[11:8], and so forth, for the CRC tree.

Table 51: CRC Data Mapping for x4 Devices, BC4

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
A2 = 0										
DQ0	D0	D1	D2	D3	1	1	1	1	CRC0	CRC4
DQ1	D8	D9	D10	D11	1	1	1	1	CRC1	CRC5
DQ2	D16	D17	D17	D19	1	1	1	1	CRC2	CRC6
DQ3	D24	D25	D26	D27	1	1	1	1	CRC3	CRC7
A2 = 1										
DQ0	D4	D5	D6	D7	1	1	1	1	CRC0	CRC4
DQ1	D12	D13	D14	D15	1	1	1	1	CRC1	CRC5
DQ2	D20	D21	D22	D23	1	1	1	1	CRC2	CRC6
DQ3	D28	D29	D30	D31	1	1	1	1	CRC3	CRC7

For a x8 device, the CRC tree inputs are 36 data bits.

When A2 = 0, the input bits D[67:64] are used if DBI_n or DM_n functions are enabled; if DBI_n and DM_n are disabled, then D[67:64] are 1.

8Gb: x4, x8, x16 DDR4 SDRAM CRC Write Data Feature

When A2 = 1, data bits D[7:4] are used as inputs for D[3:0], D[15:12] are used as inputs to D[11:8], and so forth, for the CRC tree. The input bits D[71:68] are used if DBI_n or DM_n functions are enabled; if DBI_n and DM_n are disabled, then D[71:68] are 1s.

Table 52: CRC Data Mapping for x8 Devices, BC4

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
A2 = 0										
DQ0	D0	D1	D2	D3	1	1	1	1	CRC0	1
DQ1	D8	D9	D10	D11	1	1	1	1	CRC1	1
DQ2	D16	D17	D17	D19	1	1	1	1	CRC2	1
DQ3	D24	D25	D26	D27	1	1	1	1	CRC3	1
DQ4	D32	D33	D34	D35	1	1	1	1	CRC4	1
DQ5	D40	D41	D42	D43	1	1	1	1	CRC5	1
DQ6	D48	D49	D50	D51	1	1	1	1	CRC6	1
DQ7	D56	D57	D58	D59	1	1	1	1	CRC7	1
DM_n/DBI_n	D64	D65	D66	D67	1	1	1	1	1	1
A2 = 1										
DQ0	D4	D5	D6	D7	1	1	1	1	CRC0	1
DQ1	D12	D13	D14	D15	1	1	1	1	CRC1	1
DQ2	D20	D21	D22	D23	1	1	1	1	CRC2	1
DQ3	D28	D29	D30	D31	1	1	1	1	CRC3	1
DQ4	D36	D37	D38	D39	1	1	1	1	CRC4	1
DQ5	D44	D45	D46	D47	1	1	1	1	CRC5	1
DQ6	D52	D53	D54	D55	1	1	1	1	CRC6	1
DQ7	D60	D61	D62	D63	1	1	1	1	CRC7	1
DM_n/DBI_n	D68	D69	D70	D71	1	1	1	1	1	1

There are two identical CRC trees for x16 devices, each have CRC tree inputs of 36 bits.

When A2 = 0, input bits D[67:64] are used if DBI_n or DM_n functions are enabled; if DBI_n and DM_n are disabled, then D[67:64] are 1s. The input bits D[139:136] are used if DBI_n or DM_n functions are enabled; if DBI_n and DM_n are disabled, then D[139:136] are 1s.

When A2 = 1, data bits D[7:4] are used as inputs for D[3:0], D[15:12] are used as inputs for D[11:8], and so forth, for the CRC tree. Input bits D[71:68] are used if DBI_n or DM_n functions are enabled; if DBI_n and DM_n are disabled, then D[71:68] are 1s. The input bits D[143:140] are used if DBI_n or DM_n functions are enabled; if DBI_n and DM_n are disabled, then D[143:140] are 1s.

Table 53: CRC Data Mapping for x16 Devices, BC4

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
A2 = 0										
DQ0	D0	D1	D2	D3	1	1	1	1	CRC0	1
DQ1	D8	D9	D10	D11	1	1	1	1	CRC1	1
DQ2	D16	D17	D17	D19	1	1	1	1	CRC2	1

Table 53: CRC Data Mapping for x16 Devices, BC4

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ3	D24	D25	D26	D27	1	1	1	1	CRC3	1
DQ4	D32	D33	D34	D35	1	1	1	1	CRC4	1
DQ5	D40	D41	D42	D43	1	1	1	1	CRC5	1
DQ6	D48	D49	D50	D51	1	1	1	1	CRC6	1
DQ7	D56	D57	D58	D59	1	1	1	1	CRC7	1
LDM_n/LDBI_n	D64	D65	D66	D67	1	1	1	1	1	1
DQ8	D72	D73	D74	D75	1	1	1	1	CRC8	1
DQ9	D80	D81	D82	D83	1	1	1	1	CRC9	1
DQ10	D88	D89	D90	D91	1	1	1	1	CRC10	1
DQ11	D96	D97	D98	D99	1	1	1	1	CRC11	1
DQ12	D104	D105	D106	D107	1	1	1	1	CRC12	1
DQ13	D112	D113	D114	D115	1	1	1	1	CRC13	1
DQ14	D120	D121	D122	D123	1	1	1	1	CRC14	1
DQ15	D128	D129	D130	D131	1	1	1	1	CRC15	1
UDM_n/ UDBI_n	D136	D137	D138	D139	1	1	1	1	1	1
A2 = 1										
DQ0	D4	D5	D6	D7	1	1	1	1	CRC0	1
DQ1	D12	D13	D14	D15	1	1	1	1	CRC1	1
DQ2	D20	D21	D22	D23	1	1	1	1	CRC2	1
DQ3	D28	D29	D30	D31	1	1	1	1	CRC3	1
DQ4	D36	D37	D38	D39	1	1	1	1	CRC4	1
DQ5	D44	D45	D46	D47	1	1	1	1	CRC5	1
DQ6	D52	D53	D54	D55	1	1	1	1	CRC6	1
DQ7	D60	D61	D62	D63	1	1	1	1	CRC7	1
LDM_n/LDBI_n	D68	D69	D70	D71	1	1	1	1	1	1
DQ8	D76	D77	D78	D79	1	1	1	1	CRC8	1
DQ9	D84	D85	D86	D87	1	1	1	1	CRC9	1
DQ10	D92	D93	D94	D95	1	1	1	1	CRC10	1
DQ11	D100	D101	D102	D103	1	1	1	1	CRC11	1
DQ12	D108	D109	D110	D111	1	1	1	1	CRC12	1
DQ13	D116	D117	D118	D119	1	1	1	1	CRC13	1
DQ14	D124	D125	D126	D127	1	1	1	1	CRC14	1
DQ15	D132	D133	D134	D135	1	1	1	1	CRC15	1
UDM_n/ UDBI_n	D140	D141	D142	D143	1	1	1	1	1	1

CRC Equations for x8 Device in BC4 Mode with A2 = 0 and A2 = 1

The following example is of a CRC tree when x8 is used in BC4 mode (x4 and x16 CRC trees have similar differences).

CRC[0], A2=0 =

$$1 \wedge 1 \wedge D[67] \wedge D[66] \wedge D[64] \wedge 1 \wedge 1 \wedge D[56] \wedge 1 \wedge 1 \wedge 1 \wedge D[50] \wedge D[49] \wedge D[48] \wedge 1 \wedge D[43] \wedge D[40] \wedge 1 \wedge D[35] \wedge D[34] \wedge 1 \wedge 1 \wedge 1 \wedge 1 \wedge D[19] \wedge D[18] \wedge D[16] \wedge 1 \wedge 1 \wedge D[8] \wedge 1 \wedge 1 \wedge D[0];$$


$CRC[0], A2=1 = 1^1 \wedge D[71] \wedge D[70] \wedge D[68] \wedge 1^1 \wedge D[60] \wedge 1^1 \wedge D[54] \wedge D[53] \wedge D[52] \wedge 1^1 \wedge D[47] \wedge D[44] \wedge 1^1 \wedge D[39] \wedge D[38] \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge D[23] \wedge D[22] \wedge D[20] \wedge 1^1 \wedge D[12] \wedge 1^1 \wedge 1^1 \wedge D[4];$
 $CRC[1], A2=0 = 1^1 \wedge D[66] \wedge D[65] \wedge 1^1 \wedge 1^1 \wedge D[57] \wedge D[56] \wedge 1^1 \wedge D[51] \wedge D[48] \wedge 1^1 \wedge 1^1 \wedge D[43] \wedge D[41] \wedge 1^1 \wedge 1^1 \wedge D[34] \wedge D[32] \wedge 1^1 \wedge 1^1 \wedge D[24] \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge D[18] \wedge D[17] \wedge D[16] \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge D[9] \wedge 1^1 \wedge D[1] \wedge D[0];$
 $CRC[1], A2=1 = 1^1 \wedge D[70] \wedge D[69] \wedge 1^1 \wedge 1^1 \wedge D[61] \wedge D[60] \wedge 1^1 \wedge D[55] \wedge D[52] \wedge 1^1 \wedge 1^1 \wedge D[47] \wedge D[45] \wedge 1^1 \wedge 1^1 \wedge D[38] \wedge D[36] \wedge 1^1 \wedge 1^1 \wedge D[28] \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge D[22] \wedge D[21] \wedge D[20] \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge D[13] \wedge 1^1 \wedge D[5] \wedge D[4];$
 $CRC[2], A2=0 = 1^1 \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge D[58] \wedge D[57] \wedge 1^1 \wedge D[50] \wedge D[48] \wedge 1^1 \wedge 1^1 \wedge D[43] \wedge D[42] \wedge 1^1 \wedge 1^1 \wedge D[34] \wedge D[33] \wedge 1^1 \wedge 1^1 \wedge D[25] \wedge D[24] \wedge 1^1 \wedge D[17] \wedge 1^1 \wedge 1^1 \wedge D[10] \wedge D[8] \wedge 1^1 \wedge D[2] \wedge D[1] \wedge D[0];$
 $CRC[2], A2=1 = 1^1 \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge D[62] \wedge D[61] \wedge 1^1 \wedge D[54] \wedge D[52] \wedge 1^1 \wedge 1^1 \wedge D[47] \wedge D[46] \wedge 1^1 \wedge 1^1 \wedge D[38] \wedge D[37] \wedge 1^1 \wedge 1^1 \wedge D[29] \wedge D[28] \wedge 1^1 \wedge D[21] \wedge 1^1 \wedge 1^1 \wedge D[14] \wedge D[12] \wedge 1^1 \wedge D[6] \wedge D[5] \wedge D[4];$
 $CRC[3], A2=0 = 1^1 \wedge 1^1 \wedge D[64] \wedge 1^1 \wedge 1^1 \wedge D[59] \wedge D[58] \wedge 1^1 \wedge D[51] \wedge D[49] \wedge D[48] \wedge 1^1 \wedge 1^1 \wedge D[43] \wedge D[40] \wedge 1^1 \wedge D[35] \wedge D[34] \wedge 1^1 \wedge 1^1 \wedge D[26] \wedge D[25] \wedge 1^1 \wedge D[18] \wedge D[16] \wedge 1^1 \wedge 1^1 \wedge D[11] \wedge D[9] \wedge 1^1 \wedge D[3] \wedge D[2] \wedge D[1];$
 $CRC[3], A2=1 = 1^1 \wedge 1^1 \wedge D[68] \wedge 1^1 \wedge 1^1 \wedge D[63] \wedge D[62] \wedge 1^1 \wedge D[55] \wedge D[53] \wedge D[52] \wedge 1^1 \wedge 1^1 \wedge D[47] \wedge D[44] \wedge 1^1 \wedge D[39] \wedge D[38] \wedge 1^1 \wedge 1^1 \wedge D[30] \wedge D[29] \wedge 1^1 \wedge D[22] \wedge D[20] \wedge 1^1 \wedge 1^1 \wedge D[15] \wedge D[13] \wedge 1^1 \wedge D[7] \wedge D[6] \wedge D[5];$
 $CRC[4], A2=0 = 1^1 \wedge 1^1 \wedge D[65] \wedge D[64] \wedge 1^1 \wedge 1^1 \wedge D[59] \wedge D[56] \wedge 1^1 \wedge D[50] \wedge D[49] \wedge D[48] \wedge 1^1 \wedge 1^1 \wedge D[41] \wedge 1^1 \wedge 1^1 \wedge D[35] \wedge 1^1 \wedge 1^1 \wedge D[27] \wedge D[26] \wedge D[24] \wedge D[19] \wedge D[17] \wedge 1^1 \wedge 1^1 \wedge D[10] \wedge D[8] \wedge 1^1 \wedge D[3] \wedge D[2];$
 $CRC[4], A2=1 = 1^1 \wedge 1^1 \wedge D[69] \wedge D[68] \wedge 1^1 \wedge 1^1 \wedge D[63] \wedge D[60] \wedge 1^1 \wedge D[54] \wedge D[53] \wedge D[52] \wedge 1^1 \wedge 1^1 \wedge D[45] \wedge 1^1 \wedge 1^1 \wedge D[39] \wedge 1^1 \wedge 1^1 \wedge D[31] \wedge D[30] \wedge D[28] \wedge D[23] \wedge D[21] \wedge 1^1 \wedge 1^1 \wedge D[14] \wedge D[12] \wedge 1^1 \wedge D[7] \wedge D[6];$
 $CRC[5], A2=0 = 1^1 \wedge D[66] \wedge D[65] \wedge D[64] \wedge 1^1 \wedge 1^1 \wedge D[57] \wedge 1^1 \wedge D[51] \wedge D[50] \wedge D[49] \wedge 1^1 \wedge 1^1 \wedge D[42] \wedge D[40] \wedge 1^1 \wedge 1^1 \wedge D[32] \wedge 1^1 \wedge 1^1 \wedge D[27] \wedge D[25] \wedge 1^1 \wedge D[18] \wedge D[16] \wedge 1^1 \wedge 1^1 \wedge D[11] \wedge D[9] \wedge 1^1 \wedge 1^1 \wedge D[3];$
 $CRC[5], A2=1 = 1^1 \wedge D[70] \wedge D[69] \wedge D[68] \wedge 1^1 \wedge 1^1 \wedge D[61] \wedge 1^1 \wedge D[55] \wedge D[54] \wedge D[53] \wedge 1^1 \wedge 1^1 \wedge D[46] \wedge D[44] \wedge 1^1 \wedge 1^1 \wedge D[36] \wedge 1^1 \wedge 1^1 \wedge D[31] \wedge D[29] \wedge 1^1 \wedge D[22] \wedge D[20] \wedge 1^1 \wedge 1^1 \wedge D[15] \wedge D[13] \wedge 1^1 \wedge 1^1 \wedge D[7];$
 $CRC[6], A2=0 = D[67] \wedge D[66] \wedge D[65] \wedge D[64] \wedge 1^1 \wedge 1^1 \wedge D[58] \wedge 1^1 \wedge D[51] \wedge D[50] \wedge D[48] \wedge 1^1 \wedge 1^1 \wedge D[43] \wedge D[41] \wedge 1^1 \wedge 1^1 \wedge D[33] \wedge D[32] \wedge 1^1 \wedge 1^1 \wedge D[26] \wedge 1^1 \wedge D[19] \wedge D[17] \wedge D[16] \wedge 1^1 \wedge 1^1 \wedge D[10] \wedge 1^1 \wedge 1^1 \wedge 1^1;$
 $CRC[6], A2=1 = D[71] \wedge D[70] \wedge D[69] \wedge D[68] \wedge 1^1 \wedge 1^1 \wedge D[62] \wedge 1^1 \wedge D[55] \wedge D[54] \wedge D[52] \wedge 1^1 \wedge 1^1 \wedge D[47] \wedge D[45] \wedge 1^1 \wedge 1^1 \wedge D[37] \wedge D[36] \wedge 1^1 \wedge 1^1 \wedge D[30] \wedge 1^1 \wedge D[23] \wedge D[21] \wedge D[20] \wedge 1^1 \wedge 1^1 \wedge D[14] \wedge 1^1 \wedge 1^1 \wedge 1^1;$
 $CRC[7], A2=0 = 1^1 \wedge D[67] \wedge D[66] \wedge D[65] \wedge 1^1 \wedge 1^1 \wedge D[59] \wedge 1^1 \wedge 1^1 \wedge D[51] \wedge D[49] \wedge D[48] \wedge 1^1 \wedge 1^1 \wedge D[42] \wedge 1^1 \wedge 1^1 \wedge D[34] \wedge D[33] \wedge 1^1 \wedge 1^1 \wedge D[27] \wedge 1^1 \wedge 1^1 \wedge D[18] \wedge D[17] \wedge 1^1 \wedge 1^1 \wedge D[11] \wedge 1^1 \wedge 1^1 \wedge 1^1;$
 $CRC[7], A2=1 = 1^1 \wedge D[71] \wedge D[70] \wedge D[69] \wedge 1^1 \wedge 1^1 \wedge D[63] \wedge 1^1 \wedge 1^1 \wedge D[55] \wedge D[53] \wedge D[52] \wedge 1^1 \wedge 1^1 \wedge D[46] \wedge 1^1 \wedge 1^1 \wedge D[38] \wedge D[37] \wedge 1^1 \wedge 1^1 \wedge D[31] \wedge 1^1 \wedge 1^1 \wedge D[22] \wedge D[21] \wedge 1^1 \wedge 1^1 \wedge D[15] \wedge 1^1 \wedge 1^1 \wedge 1^1;$

CRC Error Handling

The CRC error mechanism shares the same ALERT_n signal as CA parity for reporting write errors to the DRAM. The controller has two ways to distinguish between CRC errors and CA parity errors: 1) Read DRAM mode/MPR registers, and 2) Measure time ALERT_n is LOW. To speed up recovery for CRC errors, CRC errors are only sent back as a “short” pulse; the maximum pulse width is roughly ten clocks (unlike CA parity where ALERT_n is LOW longer than 45 clocks). The ALERT_n LOW could be longer than the maximum limit at the controller if there are multiple CRC errors as the ALERT_n signals are connected by a daisy chain bus. The latency to ALERT_n signal is defined as $t_{\text{CRC_ALERT}}$ in the following figure.


The DRAM will set the error status bit located at MR5[3] to a 1 upon detecting a CRC error, which will subsequently set the CRC error status flag in the MPR error log HIGH (MPR Page1, MPR3[7]). The CRC error status bit (and CRC error status flag) remains set at 1 until the DRAM controller clears the CRC error status bit using an MRS command to set MR5[3] to a 0. The DRAM controller, upon seeing an error as a pulse width, will retry the write transactions. The controller should consider the worst-case delay for ALERT_n (during initialization) and backup the transactions accordingly. The DRAM controller may also be made more intelligent and correlate the write CRC error to a specific rank or a transaction.

Figure 100: CRC Error Reporting



- Notes:
1. D[71:1] CRC computed by DRAM did not match CRC[7:0] at T5 and started error generating process at T6.
 2. CRC ALERT_PW is specified from the point where the DRAM starts to drive the signal LOW to the point where the DRAM driver releases and the controller starts to pull the signal up.
 3. Timing diagram applies to x4, x8, and x16 devices.

CRC Write Data Flow Diagram



Data Bus Inversion

The DATA BUS INVERSION (DBI) function is supported only for x8 and x16 configurations (it is not supported on x4 devices). DBI opportunistically inverts data bits, and in conjunction with the DBI_n I/O, less than half of the DQs will switch LOW for a given DQS strobe edge. The DBI function shares a common pin with the DATA MASK (DM) and TDQS functions. The DBI function applies to either or both READ and WRITE operations: Write DBI cannot be enabled at the same time the DM function is enabled, and DBI is not allowed during MPR READ operation. Valid configurations for TDQS, DM, and DBI functions are shown below.

Table 54: DBI vs. DM vs. TDQS Function Matrix

Read DBI	Write DBI	Data Mask (DM)	TDQS (x8 only)
Enabled (or Disabled)	Disabled	Disabled	Disabled
Enabled or Disabled	Enabled	Disabled	Disabled
Enabled or Disabled	Disabled	Enabled	Disabled
Disabled	Disabled	Disabled	Enabled

DBI During a WRITE Operation

If DBI_n is sampled LOW on a given byte lane during a WRITE operation, the DRAM inverts write data received on the DQ inputs prior to writing the internal memory array. If DBI_n is sampled HIGH on a given byte lane, the DRAM leaves the data received on the DQ inputs noninverted. The write DQ frame format is shown below for x8 and x16 configurations (the x4 configuration does not support the DBI function).

Table 55: DBI Write, DQ Frame Format (x8)

Function	Transfer							
	0	1	2	3	4	5	6	7
DQ[7:0]	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
DM_n or DBI_n	DM0 or DBI0	DM1 or DBI1	DM2 or DBI2	DM3 or DBI3	DM4 or DBI4	DM5 or DBI5	DM6 or DBI6	DM7 or DBI7

Table 56: DBI Write, DQ Frame Format (x16)

Function	Transfer, Lower (L) and Upper (U)							
	0	1	2	3	4	5	6	7
DQ[7:0]	LByte 0	LByte 1	LByte 2	LByte 3	LByte 4	LByte 5	LByte 6	LByte 7
LDM_n or LDBI_n	LDM0 or LDBI0	LDM1 or LDBI1	LDM2 or LDBI2	LDM3 or LDBI3	LDM4 or LDBI4	LDM5 or LDBI5	LDM6 or LDBI6	LDM7 or LDBI7
DQ[15:8]	UByte 0	UByte 1	UByte 2	UByte 3	UByte 4	UByte 5	UByte 6	UByte 7
UDM_n or UDBI_n	UDM0 or UDBI0	UDM1 or UDBI1	UDM2 or UDBI2	UDM3 or UDBI3	UDM4 or UDBI4	UDM5 or UDBI5	UDM6 or UDBI6	UDM7 or UDBI7

DBI During a READ Operation

If the number of 0 data bits within a given byte lane is greater than four during a READ operation, the DRAM inverts read data on its DQ outputs and drives the DBI_n pin LOW; otherwise, the DRAM does not invert the read data and drives the DBI_n pin HIGH. The read DQ frame format is shown below for x8 and x16 configurations (the x4 configuration does not support the DBI function).

Table 57: DBI Read, DQ Frame Format (x8)

Function	Transfer Byte							
	0	1	2	3	4	5	6	7
DQ[7:0]	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
DBI_n	DBI0	DBI1	DBI2	DBI3	DBI4	DBI5	DBI6	DBI7

Table 58: DBI Read, DQ Frame Format (x16)

Function	Transfer Byte, Lower (L) and Upper (U)							
	0	1	2	3	4	5	6	7
DQ[7:0]	LByte 0	LByte 1	LByte 2	LByte 3	LByte 4	LByte 5	LByte 6	LByte 7
LDBI_n	LDBI0	LDBI1	LDBI2	LDBI3	LDBI4	LDBI5	LDBI6	LDBI7
DQ[15:8]	UByte 0	UByte 1	UByte 2	UByte 3	UByte 4	UByte 5	UByte 6	UByte 7
UDBI_n	UDBI0	UDBI1	UDBI2	UDBI3	UDBI4	UDBI5	UDBI6	UDBI7

Data Mask

The DATA MASK (DM) function, also described as PARTIAL WRITE, is supported only for x8 and x16 configurations (it is not supported on x4 devices). The DM function shares a common pin with the DBI_n and TDQS functions. The DM function applies only to WRITE operations and cannot be enabled at the same time the WRITE DBI function is enabled. The valid configurations for the TDQS, DM, and DBI functions are shown here.

Table 59: DM vs. TDQS vs. DBI Function Matrix

Data Mask (DM)	TDQS (x8 only)	Write DBI	Read DBI
Enabled	Disabled	Disabled	Enabled or Disabled
Disabled	Enabled	Disabled	Disabled
	Disabled	Enabled	Enabled or Disabled
	Disabled	Disabled	Enabled (or Disabled)

When enabled, the DM function applies during a WRITE operation. If DM_n is sampled LOW on a given byte lane, the DRAM masks the write data received on the DQ inputs. If DM_n is sampled HIGH on a given byte lane, the DRAM does not mask the data and writes this data into the DRAM core. The DQ frame format for x8 and x16 configurations is shown below. If both CRC write and DM are enabled (via MRS), the CRC will be checked and valid prior to the DRAM writing data into the DRAM core. If a CRC error occurs while the DM feature is enabled, CRC write persistent mode will be enabled and data will not be written into the DRAM core. In the case of CRC write enabled and DM disabled (via MRS), that is, CRC write nonpersistent mode, data is written to the DRAM core even if a CRC error occurs.

Table 60: Data Mask, DQ Frame Format (x8)

Function	Transfer							
	0	1	2	3	4	5	6	7
DQ[7:0]	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
DM_n or DBI_n	DM0 or DBI0	DM1 or DBI1	DM2 or DBI2	DM3 or DBI3	DM4 or DBI4	DM5 or DBI5	DM6 or DBI6	DM7 or DBI7

Table 61: Data Mask, DQ Frame Format (x16)

Function	Transfer, Lower (L) and Upper (U)							
	0	1	2	3	4	5	6	7
DQ[7:0]	LByte 0	LByte 1	LByte 2	LByte 3	LByte 4	LByte 5	LByte 6	LByte 7
LDM_n or LDBI_n	LDM0 or LDBI0	LDM1 or LDBI1	LDM2 or LDBI2	LDM3 or LDBI3	LDM4 or LDBI4	LDM5 or LDBI5	LDM6 or LDBI6	LDM7 or LDBI7
DQ[15:8]	UByte 0	UByte 1	UByte 2	UByte 3	UByte 4	UByte 5	UByte 6	UByte 7
UDM_n or UDBI_n	UDM0 or UDBI0	UDM1 or UDBI1	UDM2 or UDBI2	UDM3 or UDBI3	UDM4 or UDBI4	UDM5 or UDBI5	UDM6 or UDBI6	UDM7 or UDBI7

Programmable Preamble Modes and DQS Postambles

The device supports programmable WRITE and READ preamble modes, either the normal 1^tCK preamble mode or special 2^tCK preamble mode. The 2^tCK preamble mode places special timing constraints on many operational features as well as being supported for data rates of DDR4-2666 and faster. The WRITE preamble 1^tCK or 2^tCK mode can be selected independently from READ preamble 1^tCK or 2^tCK mode.

READ preamble training is also supported; this mode can be used by the DRAM controller to train or “read level” the DQS receivers.

There are $t^t\text{CCD}$ restrictions under some circumstances:


- When 2^tCK READ preamble mode is enabled, a $t^t\text{CCD}_S$ or $t^t\text{CCD}_L$ of 5 clocks is not allowed.
- When 2^tCK WRITE preamble mode is enabled and write CRC is not enabled, a $t^t\text{CCD}_S$ or $t^t\text{CCD}_L$ of 5 clocks is not allowed.
- When 2^tCK WRITE preamble mode is enabled and write CRC is enabled, a $t^t\text{CCD}_S$ or $t^t\text{CCD}_L$ of 6 clocks is not allowed.

WRITE Preamble Mode


$\text{MR4}[12] = 0$ selects 1^tCK WRITE preamble mode while $\text{MR4}[12] = 1$ selects 2^tCK WRITE preamble mode. Examples are shown in the figures below.

Figure 101: 1^tCK vs. 2^tCK WRITE Preamble Mode

1^tCK Mode



2^tCK Mode



8Gb: x4, x8, x16 DDR4 SDRAM Programmable Preamble Modes and DQS Postambles

CWL has special considerations when in the 2^tCK WRITE preamble mode. The CWL value selected in MR2[5:3], as seen in table below, requires at least one additional clock when the primary CWL value and 2^tCK WRITE preamble mode are used; no additional clocks are required when the alternate CWL value and 2^tCK WRITE preamble mode are used.


Table 62: CWL Selection

Speed Bin	CWL - Primary Choice		CWL - Alternate Choice	
	1 ^t CK Preamble	2 ^t CK Preamble	1 ^t CK Preamble	2 ^t CK Preamble
DDR4-1600	9	N/A	11	N/A
DDR4-1866	10	N/A	12	N/A
DDR4-2133	11	N/A	14	N/A
DDR4-2400	12	14	16	16
DDR4-2666	14	16	18	18
DDR4-3200	16	18	20	20

Notes: 1. CWL programmable requirement for MR2[5:3].

When operating in 2^tCK WRITE preamble mode, ^tWTR (command based) and ^tWR (MR0[11:9]) must be programmed to a value 1 clock greater than the ^tWTR and ^tWR setting normally required for the applicable speed bin to be JEDEC compliant; however, Micron's DDR4 DRAMs do not require these additional ^tWTR and ^tWR clocks. The CAS_n-to-CAS_n command delay to either a different bank group (^tCCD_S) or the same bank group (^tCCD_L) have minimum timing requirements that must be satisfied between WRITE commands and are stated in the Timing Parameters by Speed Bin tables. When operating in 2^tCK WRITE preamble mode, ^tCCD_S and ^tCCD_L must also be an even number of clocks. As an example, if the minimum timing specification requires only 5^tCK, the 5^tCK has to be rounded up to 6^tCK when operating in 2^tCK WRITE preamble mode, while 5^tCK would be acceptable if operating in 1^tCK WRITE preamble mode.


Figure 102: 1^tCK vs. 2^tCK WRITE Preamble Mode, ^tCCD = 4



8Gb: x4, x8, x16 DDR4 SDRAM Programmable Preamble Modes and DQS Postambles

Figure 103: 1^tCK vs. 2^tCK WRITE Preamble Mode, $t_{CCD} = 5$


1^tCK Mode




2^tCK Mode: $t_{CCD} = 5$ is not allowed in 2^tCK mode.

Notes: 1. t_{CCD_S} and $t_{CCD_L} = 5$ tCKs is not allowed when in 2^tCK WRITE preamble mode.

Figure 104: 1^tCK vs. 2^tCK WRITE Preamble Mode, $t_{CCD} = 6$



2^tCK Mode




8Gb: x4, x8, x16 DDR4 SDRAM Programmable Preamble Modes and DQS Postambles

READ Preamble Mode


MR4[11] = 0 selects 1^tCK READ preamble mode and MR4[12] = 1 selects 2^tCK READ preamble mode. Examples are shown in the following figure.

Figure 105: 1^tCK vs. 2^tCK READ Preamble Mode

1^tCK Mode



2^tCK Mode




READ Preamble Training

DDR4 supports READ preamble training via MPR reads; that is, READ preamble training is allowed only when the DRAM is in the MPR access mode. The READ preamble training mode can be used by the DRAM controller to train or “read level” its DQS receivers. READ preamble training is entered via an MRS command (MR4[10] = 1 is enabled and MR4[10] = 0 is disabled). After the MRS command is issued to enable READ preamble training, the DRAM DQS signals are driven to a valid level by the time ^tSDO is satisfied. During this time, the data bus DQ signals are held quiet, that is, driven HIGH. The DQS_t signal remains driven LOW and the DQS_c signal remains driven HIGH until an MPR Page0 READ command is issued (MPR0 through MPR3 determine which pattern is used), and when CAS latency (CL) has expired, the DQS signals will toggle normally depending on the burst length setting. To exit READ preamble training mode, an MRS command must be issued, MR4[10] = 0.

8Gb: x4, x8, x16 DDR4 SDRAM Programmable Preamble Modes and DQS Postambles

Figure 106: READ Preamble Training




WRITE Postamble


Whether the 1^tCK or 2^tCK WRITE preamble mode is selected, the WRITE postamble remains the same at $\frac{1}{2}t_{CK}$.

Figure 107: WRITE Postamble

1^tCK Mode



2^tCK Mode




READ Postamble

Whether the 1^tCK or 2^tCK READ preamble mode is selected, the READ postamble remains the same at $\frac{1}{2}t_{CK}$.


8Gb: x4, x8, x16 DDR4 SDRAM Programmable Preamble Modes and DQS Postambles

Figure 108: READ Postamble

1^tCK Mode




2^tCK Mode



Bank Access Operation

DDR4 supports bank grouping: x4/x8 DRAMs have four bank groups (BG[1:0]), and each bank group is comprised of four subbanks (BA[1:0]); x16 DRAMs have two bank groups (BG[0]), and each bank group is comprised of four subbanks. Bank accesses to different banks' groups require less time delay between accesses than bank accesses to within the same bank's group. Bank accesses to different bank groups require t_{CCD_S} (or short) delay between commands while bank accesses within the same bank group require t_{CCD_L} (or long) delay between commands.

Figure 109: Bank Group x4/x8 Block Diagram




- Notes:
1. Bank accesses to different bank groups require t_{CCD_S} .
 2. Bank accesses within the same bank group require t_{CCD_L} .


Table 63: DDR4 Bank Group Timings

Parameter	DDR4-1600	DDR4-2133	DDR4-2400
t_{CCD_S}	4nCK	4nCK	4nCK
t_{CCD_L}	4nCK or 6.25ns	4nCK or 5.355ns	4nCK or 5ns
$t_{RRD_S} (\frac{1}{2}K)$	4nCK or 5ns	4nCK or 3.7ns	4nCK or 3.3ns
$t_{RRD_L} (\frac{1}{2}K)$	4nCK or 6ns	4nCK or 5.3ns	4nCK or 4.9ns
$t_{RRD_S} (1K)$	4nCK or 5ns	4nCK or 3.7ns	4nCK or 3.3ns
$t_{RRD_L} (1K)$	4nCK or 6ns	4nCK or 5.3ns	4nCK or 4.9ns
$t_{RRD_S} (2K)$	4nCK or 6ns	4nCK or 5.3ns	4nCK or 5.3ns
$t_{RRD_L} (2K)$	4nCK or 7.5ns	4nCK or 6.4ns	4nCK or 6.4ns
t_{WTR_S}	2nCK or 2.5ns	2nCK or 2.5ns	2nCK or 2.5ns
t_{WTR_L}	4nCK or 7.5ns	4nCK or 7.5ns	4nCK or 7.5ns


- Notes: 1. Refer to Timing Tables for actual specification values, these values are shown for reference only and are not verified for accuracy.
2. Timings with both nCK and ns require both to be satisfied; that is, the larger time of the two cases must be satisfied.

Figure 110: READ Burst t_{CCD_S} and t_{CCD_L} Examples


- Notes: 1. t_{CCD_S} ; CAS_n-to-CAS_n delay (short). Applies to consecutive CAS_n to different bank groups (T0 to T4).
2. t_{CCD_L} ; CAS_n-to-CAS_n delay (long). Applies to consecutive CAS_n to the same bank group (T4 to T10).


Figure 111: Write Burst $t_{\text{CCD_S}}$ and $t_{\text{CCD_L}}$ Examples


- Notes: 1. $t_{\text{CCD_S}}$; CAS_n-to-CAS_n delay (short). Applies to consecutive CAS_n to different bank groups (T0 to T4).
2. $t_{\text{CCD_L}}$; CAS_n-to-CAS_n delay (long). Applies to consecutive CAS_n to the same bank group (T4 to T10).

Figure 112: t_{RRD} Timing



- Notes: 1. $t_{\text{RRD_S}}$; ACTIVATE-to-ACTIVATE command period (short); applies to consecutive ACTIVATE commands to different bank groups (T0 and T4).
2. $t_{\text{RRD_L}}$; ACTIVATE-to-ACTIVATE command period (long); applies to consecutive ACTIVATE commands to the different banks in the same bank group (T4 and T10).

Figure 113: t_{WTR_S} Timing (WRITE-to-READ, Different Bank Group, CRC and DM Disabled)



Notes: 1. t_{WTR_S} : delay from start of internal write transaction to internal READ command to a different bank group.

Figure 114: t_{WTR_L} Timing (WRITE-to-READ, Same Bank Group, CRC and DM Disabled)



Notes: 1. t_{WTR_L} : delay from start of internal write transaction to internal READ command to the same bank group.

READ Operation

Read Timing Definitions

The read timings shown below are applicable in normal operation mode, that is, when the DLL is enabled and locked.


Note: t_{DQSQ} = both rising/falling edges of DQS; no t_{AC} defined.

Rising data strobe edge parameters:

- t_{DQSCK} (MIN)/(MAX) describes the allowed range for a rising data strobe edge relative to CK.
- t_{DQSCK} is the actual position of a rising strobe edge relative to CK.
- t_{QSH} describes the DQS differential output HIGH time.
- t_{DQSQ} describes the latest valid transition of the associated DQ pins.
- t_{QH} describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- t_{QSL} describes the DQS differential output LOW time.
- t_{DQSQ} describes the latest valid transition of the associated DQ pins.
- t_{QH} describes the earliest invalid transition of the associated DQ pins.

Figure 115: Read Timing Definition


Read Timing – Clock-to-Data Strobe Relationship


The clock-to-data strobe relationship shown below is applicable in normal operation mode, that is, when the DLL is enabled and locked.

Rising data strobe edge parameters:

- $t_{DQSK} (MIN)/(MAX)$ describes the allowed range for a rising data strobe edge relative to CK.
- t_{DQSK} is the actual position of a rising strobe edge relative to CK.
- t_{QSH} describes the data strobe high pulse width.
- $t_{HZ}(DQS)$ DQS strobe going to high, nondrive level (shown in the postamble section of the figure below).

Falling data strobe edge parameters:

- t_{QSL} describes the data strobe low pulse width.
- $t_{LZ}(DQS)$ DQS strobe going to low, initial drive level (shown in the preamble section of the figure below).

Figure 116: Clock-to-Data Strobe Relationship


- Notes:
1. Within a burst, the rising strobe edge will vary within t_{DQSQj} while at the same voltage and temperature. However, when the device, voltage, and temperature variations are incorporated, the rising strobe edge variance window can shift between $t_{DQSQ}(\text{MIN})$ and $t_{DQSQ}(\text{MAX})$.
A timing of this window's right edge (latest) from rising CK_t, CK_c is limited by a device's actual $t_{DQSQ}(\text{MAX})$. A timing of this window's left inside edge (earliest) from rising CK_t, CK_c is limited by $t_{DQSQ}(\text{MIN})$.
 2. Notwithstanding Note 1, a rising strobe edge with $t_{DQSQ}(\text{MAX})$ at T(n) can not be immediately followed by a rising strobe edge with $t_{DQSQ}(\text{MIN})$ at T(n + 1) because other timing relationships (t_{QSH} , t_{QSL}) exist: if $t_{DQSQ}(n + 1) < 0$: $t_{DQSQ}(n) < 1.0 \text{ } t_{CK} - (t_{QSH}(\text{MIN}) + t_{QSL}(\text{MIN})) - |t_{DQSQ}(n + 1)|$.
 3. The DQS_t, DQS_c differential output HIGH time is defined by t_{QSH} , and the DQS_t, DQS_c differential output LOW time is defined by t_{QSL} .
 4. $t_{LZ}(\text{DQS}) \text{ MIN}$ and $t_{HZ}(\text{DQS}) \text{ MIN}$ are not tied to $t_{DQSQ}(\text{MIN})$ (early strobe case), and $t_{LZ}(\text{DQS}) \text{ MAX}$ and $t_{HZ}(\text{DQS}) \text{ MAX}$ are not tied to $t_{DQSQ}(\text{MAX})$ (late strobe case).
 5. The minimum pulse width of READ preamble is defined by $t_{RPRE}(\text{MIN})$.
 6. The maximum READ postamble is bound by $t_{DQSQ}(\text{MIN})$ plus $t_{QSH}(\text{MIN})$ on the left side and $t_{HZDSQ}(\text{MAX})$ on the right side.
 7. The minimum pulse width of READ postamble is defined by $t_{RPST}(\text{MIN})$.
 8. The maximum READ preamble is bound by $t_{LZDQS}(\text{MIN})$ on the left side and $t_{DQSQ}(\text{MAX})$ on the right side.

Read Timing – Data Strobe-to-Data Relationship

The data strobe-to-data relationship is shown below and is applied when the DLL is enabled and locked.

Note: t_{DQSQ} : both rising/falling edges of DQS; no t_{AC} defined.

Rising data strobe edge parameters:


- t_{DQSQ} describes the latest valid transition of the associated DQ pins.
- t_{QH} describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- t_{DQSQ} describes the latest valid transition of the associated DQ pins.
- t_{QH} describes the earliest invalid transition of the associated DQ pins.

Data valid window parameters:


- t_{DVWd} is the data valid window per device and is derived from the smallest (earliest) observable t_{QH} minus the largest (slowest) observable t_{DQSQ} on a given DRAM.
- t_{DVWp} is the data valid window per pin per device and is derived by determining the t_{DVWd} component for each of the device's data output.

Figure 117: Data Strobe-to-Data Relationship


- Notes:
1. BL = 8, RL = 11 (AL = 0, CL = 1), Preamble = 1 t_{CK} .
 2. D_{OUTn} = data-out from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ commands at T0.
 5. Output timings are referenced to V_{DDQ} , and DLL on for locking.
 6. t_{DQSQ} defines the skew between DQS to data and does not define DQS to clock.
 7. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.

$t_{LZ}(DQS)$, $t_{LZ}(DQ)$, $t_{HZ}(DQS)$, and $t_{HZ}(DQ)$ Calculations


t_{HZ} and t_{LZ} transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving $t_{HZ}(DQS)$ and $t_{HZ}(DQ)$, or begins driving $t_{LZ}(DQS)$ and $t_{LZ}(DQ)$. The figure below shows a method to calculate the point when the device is no longer driving $t_{HZ}(DQS)$ and $t_{HZ}(DQ)$, or begins driving $t_{LZ}(DQS)$ and $t_{LZ}(DQ)$, by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. $t_{LZ}(DQS)$, $t_{LZ}(DQ)$, $t_{HZ}(DQS)$, and $t_{HZ}(DQ)$ are defined as singled-ended parameters.

Figure 118: t_{LZ} and t_{HZ} Method for Calculating Transitions and Endpoints


- Notes:
1. $V_{SW1} = (0.70 - 0.04) \times V_{DDQ}$ for both t_{LZ} and t_{HZ} .
 2. $V_{SW2} = (0.70 + 0.04) \times V_{DDQ}$ for both t_{LZ} and t_{HZ} .
 3. Extrapolated point (low level) = $V_{DDQ} / (50 + 34) \times 34 = 0.4 \times V_{DDQ}$
 Driver impedance = $RZQ/7 = 34\Omega$
 V_{TT} test load = 50Ω to V_{DDQ} .

t_{RPRE} Calculation


Figure 119: t_{RPRE} Method for Calculating Transitions and Endpoints



- Notes:
- $V_{\text{SW1}} = (0.3 - 0.04) \times V_{\text{DDQ}}$.
 - $V_{\text{SW2}} = (0.30 + 0.04) \times V_{\text{DDQ}}$.
 - DQS_t and DQS_c low level = $V_{\text{DDQ}} / (50 + 34) \times 34 = 0.4 \times V_{\text{DDQ}}$.
Driver impedance = $RZQ/7 = 34\Omega$
 V_{TT} test load = 50Ω to V_{DDQ} .

t_{RPST} Calculation

Figure 120: t_{RPST} Method for Calculating Transitions and Endpoints



READ Burst Operation


DDR4 READ commands support bursts of BL8 (fixed), BC4 (fixed), and BL8/BC4 on-the-fly (OTF); OTF uses address A12 to control OTF when OTF is enabled:

- A12 = 0, BC4 (BC4 = burst chop)
- A12 = 1, BL8


READ commands can issue precharge automatically with a READ with auto precharge command (RDA), and is enabled by A10 HIGH:

- READ command with A10 = 0 (RD) performs standard read, bank remains active after READ burst.
- READ command with A10 = 1 (RDA) performs read with auto precharge, bank goes in to precharge after READ burst.

Figure 121: READ Burst Operation, RL = 11 (AL = 0, CL = 11, BL8)




- Notes:
1. BL8, RL = 0, AL = 0, CL = 11, Preamble = 1^tCK.
 2. DO *n* = data-out from column *n*.
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 122: READ Burst Operation, RL = 21 (AL = 10, CL = 11, BL8)


- Notes:
1. BL8, RL = 21, AL = (CL - 1), CL = 11, Preamble = 1^tCK.
 2. DO n = data-out from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


READ Operation Followed by Another READ Operation

Figure 123: Consecutive READ (BL8) with 1^tCK Preamble in Different Bank Group




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 1^tCK .
 2. DO n (or b) = data-out from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 124: Consecutive READ (BL8) with 2^tCK Preamble in Different Bank Group




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 1^tCK .
 2. DO n (or b) = data-out from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 125: Nonconsecutive READ (BL8) with 1^tCK Preamble in Same or Different Bank Group




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 1^tCK, $t_{CCD_S/L} = 5$.
 2. DO n (or b) = data-out from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T5.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


Figure 126: Nonconsecutive READ (BL8) with 2^tCK Preamble in Same or Different Bank Group



- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 2^tCK, $t_{CCD_S/L} = 6$.
 2. DO n (or b) = data-out from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T6.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.
 6. 6 $t_{CCD_S/L} = 5$ isn't allowed in 2^tCK preamble mode.


Figure 127: READ (BC4) to READ (BC4) with 1^tCK Preamble in Different Bank Group


- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 1^tCK.
 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 128: READ (BC4) to READ (BC4) with 2^tCK Preamble in Different Bank Group



- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 2^tCK.
 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 129: READ (BL8) to READ (BC4) OTF with 1^tCK Preamble in Different Bank Group




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 1^tCK.
 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 130: READ (BL8) to READ (BC4) OTF with 2^tCK Preamble in Different Bank Group




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 2^tCK.
 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 131: READ (BC4) to READ (BL8) OTF with 1^tCK Preamble in Different Bank Group



- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 1^tCK.
 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


Figure 132: READ (BC4) to READ (BL8) OTF with 2^tCK Preamble in Different Bank Group



- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 2^tCK.
 2. DO *n* (or *b*) = data-out from column *n* (or column *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


READ Operation Followed by WRITE Operation

Figure 133: READ (BL8) to WRITE (BL8) with 1^tCK Preamble in Same or Different Bank Group



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK.
 2. DO n = data-out from column n ; DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 134: READ (BL8) to WRITE (BL8) with 2^tCK Preamble in Same or Different Bank Group




- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK, WL = 10 (CWL = 9+1 [see Note 5], AL = 0), WRITE preamble = 2^tCK.
 2. DO n = data-out from column n ; DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: x4, x8, x16 DDR4 SDRAM READ Operation


4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
5. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 135: READ (BC4) OTF to WRITE (BC4) OTF with 1^tCK Preamble in Same or Different Bank Group




- Notes:
1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK.
 2. DO n = data-out from column n ; DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 (OTF) setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and WRITE commands at T6.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 136: READ (BC4) OTF to WRITE (BC4) OTF with 2^tCK Preamble in Same or Different Bank Group



- Notes:
1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK, WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2^tCK.
 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 (OTF) setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and WRITE commands at T6.
 5. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.


Figure 137: READ (BC4) Fixed to WRITE (BC4) Fixed with 1^tCK Preamble in Same or Different Bank Group



- Notes:
1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK.
 2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 (fixed) setting activated by MR0[1:0] = 01.


5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 138: READ (BC4) Fixed to WRITE (BC4) Fixed with 2^tCK Preamble in Same or Different Bank Group



- Notes: 1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK, WL = 9 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2^tCK.
2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.
3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 (fixed) setting activated by MR0[1:0] = 10.
5. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.


Figure 139: READ (BC4) to WRITE (BL8) OTF with 1^tCK Preamble in Same or Different Bank Group



- Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK.
2. DO *n* = data-out from column *n*; DI *b* = data-in from column *b*.


3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0.
BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T6.
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 140: READ (BC4) to WRITE (BL8) OTF with 2^tCK Preamble in Same or Different Bank Group




- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK , WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2^tCK .
 2. DO n = data-out from column n ; DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0.
BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T6.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 141: READ (BL8) to WRITE (BC4) OTF with 1^tCK Preamble in Same or Different Bank Group



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK.
 2. DO n = data-out from column n ; DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0.
BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T8.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

Figure 142: READ (BL8) to WRITE (BC4) OTF with 2^tCK Preamble in Same or Different Bank Group



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2^tCK, WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2^tCK.
 2. DO n = data-out from column n ; DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0.
BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T8.

5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.


READ Operation Followed by PRECHARGE Operation

The minimum external READ command to PRECHARGE command spacing to the same bank is equal to $AL + {}^tRTP$ with tRTP being the internal READ command to PRECHARGE command delay. Note that the minimum ACT to PRE timing, tRAS , must be satisfied as well. The minimum value for the internal READ command to PRECHARGE command delay is given by ${}^tRTP (MIN) = MAX (4 \times nCK, 7.5ns)$. A new bank ACTIVATE command may be issued to the same bank if the following two conditions are satisfied simultaneously:


The minimum RAS precharge time (t_{RP} [MIN]) has been satisfied from the clock at which the precharge begins.

The minimum RAS cycle time (t_{RC} [MIN]) from the previous bank activation has been satisfied.


Figure 143: READ to PRECHARGE with 1^tCK Preamble



- Notes:
1. RL = 11 (CL = 11, AL = 0), Preamble = 1^tCK, ^tRTP = 6, ^tRP = 11.
 2. DO n = data-out from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. The example assumes that ^tRAS (MIN) is satisfied at the PRECHARGE command time (T7) and that ^tRC (MIN) is satisfied at the next ACTIVATE command time (T18).
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 144: READ to PRECHARGE with 2^tCK Preamble



- Notes:
1. $RL = 11$ ($CL = 11$, $AL = 0$), Preamble = 2^tCK , $t_{RTP} = 6$, $t_{RP} = 11$.
 2. $DO\ n$ = data-out from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. The example assumes that $t_{RAS}(\text{MIN})$ is satisfied at the PRECHARGE command time ($T7$) and that $t_{RC}(\text{MIN})$ is satisfied at the next ACTIVATE command time ($T18$).
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 145: READ to PRECHARGE with Additive Latency and 1^tCK Preamble


- Notes:
1. $RL = 20$ ($CL = 11$, $AL = CL - 2$), Preamble = 1^tCK , $t_{RTP} = 6$, $t_{RP} = 11$.
 2. $DO\ n$ = data-out from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. The example assumes that $t_{RAS}(\text{MIN})$ is satisfied at the PRECHARGE command time ($T16$) and that $t_{RC}(\text{MIN})$ is satisfied at the next ACTIVATE command time ($T27$).


5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 146: READ with Auto Precharge and 1^tCK Preamble



- Notes:
1. $RL = 11$ ($CL = 11$, $AL = 0$), Preamble = 1^tCK, $t_{RTP} = 6$, $t_{RP} = 11$.
 2. DO_n = data-out from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. $t_{RTP} = 6$ setting activated by $MR0[A11:9 = 001]$.
 5. The example assumes that t_{RC} (MIN) is satisfied at the next ACTIVATE command time (T18).
 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

Figure 147: READ with Auto Precharge, Additive Latency, and 1^tCK Preamble




- Notes:
1. $RL = 20$ ($CL = 11$, $AL = CL - 2$), Preamble = 1^tCK, $t_{RTP} = 6$, $t_{RP} = 11$.
 2. DO_n = data-out from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

4. $t_{RTP} = 6$ setting activated by $MR0[11:9] = 001$.
5. The example assumes that $t_{RC}(\text{MIN})$ is satisfied at the next ACTIVATE command time (T_{27}).
6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

READ Operation with Read Data Bus Inversion (DBI)


Figure 148: Consecutive READ (BL8) with 1^tCK Preamble and DBI in Different Bank Group



- Notes:
1. BL = 8, AL = 0, CL = 11, Preamble = 1^tCK , RL = 11 + 2 (Read DBI adder).
 2. DO n (or b) = data-out from column n (or b); DBI n (or b) = data bus inversion from column n (or b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either $MR0[1:0] = 00$ or $MR0[1:0] = 01$ and $A_{12} = 1$ during READ commands at T0 and T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Enable.


READ Operation with Command/Address Parity (CA Parity)

Figure 149: Consecutive READ (BL8) with 1^tCK Preamble and CA Parity in Different Bank Group



- Notes:
1. BL = 8, AL = 0, CL = 11, PL = 4, (RL = CL + AL + PL = 15), Preamble = 1^tCK.
 2. DO n (or b) = data-out from column n (or b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[A1:A0] = 00] or MR0[A1:A0] = 01] and A12 = 1 during READ commands at T0 and T4.
 5. CA parity = Enable, CS to CA latency = Disable, Read DBI = Disable.


Figure 150: READ (BL8) to WRITE (BL8) with 1^tCK Preamble and CA Parity in Same or Different Bank Group



- Notes:
1. BL = 8, AL = 0, CL = 11, PL = 4, (RL = CL + AL + PL = 15), READ preamble = 1^tCK, CWL = 9, AL = 0, PL = 4, (WL = CL + AL + PL = 13), WRITE preamble = 1^tCK.
 2. DO n = data-out from column n , DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE command at T8.
 5. CA parity = Enable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.


READ Followed by WRITE with CRC Enabled

Figure 151: READ (BL8) to WRITE (BL8 or BC4: OTF) with 1^tCK Preamble and Write CRC in Same or Different Bank Group



- Notes:
1. BL = 8 (or BC = 4: OTF for Write), RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK.
 2. DO *n* = data-out from column *n*, DI *b* = data-in from column *b*.
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
 5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T8.
 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Enable.


Figure 152: READ (BC4: Fixed) to WRITE (BC4: Fixed) with 1^tCK Preamble and Write CRC in Same or Different Bank Group



- Notes: 1. BC = 4 (Fixed), RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1^tCK.
2. DO *n* = data-out from column *n*, DI *b* = data-in from column *b*.
3. DES commands are shown for ease of illustration; other commands may be valid at BC4 setting activated by MR0[1:0] = 10.
4. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Enable.

READ Operation with Command/Address Latency (CAL) Enabled

Figure 153: Consecutive READ (BL8) with CAL (3^tCK) and 1^tCK Preamble in Different Bank Group




- Notes: 1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK.
2. DI *n* (or *b*) = data-in from column *n* (or *b*).
3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: x4, x8, x16 DDR4 SDRAM READ Operation

4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T3 and T7.
5. CA parity = Enable, CS to CA latency = Enable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
6. Enabling CAL mode does not impact ODT control timings. The same timing relationship relative to the command/address bus as when CAL is disabled should be maintained.

Figure 154: Consecutive READ (BL8) with CAL (4^tCK) and 1^tCK Preamble in Different Bank Group



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1^tCK.
 2. DI *n* (or *b*) = data-in from column *n* (or *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T3 and T7.
 5. CA parity = Enable, CS to CA latency = Enable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
 6. Enabling CAL mode does not impact ODT control timings. The same timing relationship relative to the command/address bus as when CAL is disabled should be maintained.

WRITE Operation

Write Timing Definitions

The write timings shown in the following figures are applicable in normal operation mode, that is, when the DLL is enabled and locked.

Write Timing – Clock-to-Data Strobe Relationship

The clock-to-data strobe relationship is shown below and is applicable in normal operation mode, that is, when the DLL is enabled and locked.


Rising data strobe edge parameters:

- $t_{DQSS}^{(MIN)}$ to $t_{DQSS}^{(MAX)}$ describes the allowed range for a rising data strobe edge relative to CK.
- t_{DQSS} is the actual position of a rising strobe edge relative to CK.
- t_{DQSH} describes the data strobe high pulse width.
- t_{WPST} strobe going to HIGH, nondrive level (shown in the postamble section of the graphic below).

Falling data strobe edge parameters:

- t_{DQSL} describes the data strobe low pulse width.
- t_{WPRE} strobe going to LOW, initial drive level (shown in the preamble section of the graphic below).

Figure 155: Write Timing Definition




- Notes:
1. BL8, WL = 9 (AL = 0, CWL = 9).
 2. D_{IN}*n* = data-in from column *n*.
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T₀.
 5. ^tDQSS must be met at each rising clock edge.


Write Timing – Data Strobe-to-Data Relationship

The DQ input receiver uses a compliance mask (Rx) for voltage and timing as shown in the figure below. The receiver mask (Rx mask) defines the area where the input signal must not encroach in order for the DRAM input receiver to be able to successfully capture a valid input signal. The Rx mask is not the valid data-eye. TdiVW and V_{diVW} define the absolute maximum Rx mask.

Figure 156: Rx Compliance Mask




$V_{\text{CENTDQ,midpoint}}$ is defined as the midpoint between the largest V_{REFDQ} voltage level and the smallest V_{REFDQ} voltage level across all DQ pins for a given DRAM. Each DQ pin's V_{REFDQ} is defined by the center (widest opening) of the cumulative data input eye as depicted in the following figure. This means a DRAM's level variation is accounted for within the DRAM Rx mask. The DRAM V_{REFDQ} level will be set by the system to account for R_{ON} and ODT settings.

Figure 157: $V_{\text{CENT_DQ}}$ V_{REFDQ} Voltage Variation



The following figure shows the Rx mask requirements both from a midpoint-to-midpoint reference (left side) and from an edge-to-edge reference. The intent is not to add any new requirement or specification between the two but rather how to convert the relationship between the two methodologies. The minimum data-eye shown in the composite view is not actually obtainable due to the minimum pulse width requirement.

Figure 158: Rx Mask DQ-to-DQS Timings




- Notes: 1. DQx represents an optimally centered mask.
DQy represents earliest valid mask.
DQz represents latest valid mask.
2. DRAMa represents a DRAM without any DQS/DQ skews.
DRAMb represents a DRAM with early skews (negative t_{DQS2DQ}).
DRAMc represents a DRAM with delayed skews (positive t_{DQS2DQ}).
3. This figure shows the skew allowed between DRAM-to-DRAM and between DQ-to-DQ for a DRAM. Signals assume data is center-aligned at DRAM latch.
 T_{diPW} is not shown; composite data-eyes shown would violate T_{diPW} .
 $V_{CENTDQ, midpoint}$ is not shown but is assumed to be midpoint of V_{divw} .

The previous figure shows the basic Rx mask requirements. Converting the Rx mask requirements to a classical DQ-to-DQS relationship is shown in the following figure. It should become apparent that DRAM write training is required to take full advantage of the Rx mask.

Figure 159: Rx Mask DQ-to-DQS DRAM-Based Timings


- Notes: 1. DQx represents an optimally centered mask.
DQy represents earliest valid mask.
DQz represents latest valid mask.
2. $*Skew = t_{DQS2DQ} + 0.5 \times T_{diVW}$
DRAMa represents a DRAM without any DQS/DQ skews.
DRAMb represents a DRAM with the earliest skews (negative t_{DQS2DQ} , $t_{DQSy} > *Skew$).
DRAMc represents a DRAM with the latest skews (positive t_{DQS2DQ} , $t_{DQHz} > *Skew$).
3. t_{DS}/t_{DH} are traditional data-eye setup/hold edges at DC levels.
 t_{DS} and t_{DH} are not specified; t_{DH} and t_{DS} may be any value provided the pulse width and Rx mask limits are not violated.
 $t_{DH} (MIN) > T_{diVW} + t_{DS} (MIN) + t_{DQ2DQ}$.

The DDR4 SDRAM's input receivers are expected to capture the input data with an Rx mask of T_{diVW} provided the minimum pulse width is satisfied. The DRAM controller will have to train the data input buffer to utilize the Rx mask specifications to this maximum benefit. If the DRAM controller does not train the data input buffers, then the worst case limits have to be used for the Rx mask ($T_{diVW} + 2 \times t_{DQS2DQ}$), which will generally be the classical minimum (t_{DS} and t_{DH}) and is required as well.

Figure 160: Example of Data Input Requirements Without Training


WRITE Burst Operation

The following write timing diagrams are intended to help understand each write parameter's meaning and are only examples. Each parameter will be defined in detail separately. In these write timing diagrams, CK and DQS are shown aligned, and DQS and DQ are shown center-aligned for the purpose of illustration.

DDR4 WRITE command supports bursts of BL8 (fixed), BC4 (fixed), and BL8/BC4 on-the-fly (OTF); OTF uses address A12 to control OTF when OTF is enabled:


- A12 = 0, BC4 (BC4 = burst chop)
- A12 = 1, BL8

WRITE commands can issue precharge automatically with a WRITE with auto precharge (WRA) command, which is enabled by A10 HIGH.


- WRITE command with A10 = 0 (WR) performs standard write, bank remains active after WRITE burst
- WRITE command with A10 = 1 (WRA) performs write with auto precharge, bank goes into precharge after WRITE burst

The DATA MASK (DM) function is supported for the x8 and x16 configurations only (the DM function is not supported on x4 devices). The DM function shares a common pin with the DBI_n and TDQS functions. The DM function only applies to WRITE operations and cannot be enabled at the same time the DBI function is enabled.

- If DM_n is sampled LOW on a given byte lane, the DRAM masks the write data received on the DQ inputs.
- If DM_n is sampled HIGH on a given byte lane, the DRAM does not mask the data and writes this data into the DRAM core.
- If CRC write is enabled, then DM enabled (via MRS) will be selected between write CRC nonpersistent mode (DM disabled) and write CRC persistent mode (DM enabled).

Figure 161: WRITE Burst Operation, WL = 9 (AL = 0, CWL = 9, BL8)


- Notes:
1. BL8, WL = 0, AL = 0, CWL = 9, Preamble = 1^tCK .
 2. DI n = Data-in from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


Figure 162: WRITE Burst Operation, WL = 19 (AL = 10, CWL = 9, BL8)


- Notes:
1. BL8, WL = 19, AL = 10 (CL - 1), CWL = 9, Preamble = 1^tCK .
 2. DI n = data-in from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


WRITE Operation Followed by Another WRITE Operation

Figure 163: Consecutive WRITE (BL8) with 1^tCK Preamble in Different Bank Group



- Notes:
1. BL8, AL = 0, CWL = 9, Preamble = 1^tCK .
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
 6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T17.

Figure 164: Consecutive WRITE (BL8) with 2^tCK Preamble in Different Bank Group




- Notes:
1. BL8, AL = 0, CWL = 9 + 1 = 10 (see Note 7), Preamble = 2^tCK .
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

8Gb: x4, x8, x16 DDR4 SDRAM WRITE Operation


4. BL8 setting activated by either $MR0[1:0] = 00$ or $MR0[1:0] = 01$ and $A12 = 1$ during WRITE commands at T_0 and T_4 .
5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T_{17} .
7. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range, which means $CWL = 9$ is not allowed when operating in 2^tCK WRITE preamble mode.

Figure 165: Nonconsecutive WRITE (BL8) with 1^tCK Preamble in Same or Different Bank Group




- Notes:
1. BL8, AL = 0, CWL = 9, Preamble = 1^tCK , $t_{CCD_S/L} = 5^tCK$.
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either $MR0[1:0] = 00$ or $MR0[1:0] = 01$ and $A12 = 1$ during WRITE commands at T_0 and T_4 .
 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
 6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T_{18} .

Figure 166: Nonconsecutive WRITE (BL8) with 2^tCK Preamble in Same or Different Bank Group



- Notes:
1. BL8, AL = 0, CWL = 9 + 1 = 10 (see Note 8), Preamble = 2^tCK , $t_{\text{CCD_S/L}} = 6^t\text{CK}$.
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T6.
 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
 6. $t_{\text{CCD_S/L}} = 5$ isn't allowed in 2^tCK preamble mode.
 7. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T20.
 8. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range, which means CWL = 9 is not allowed when operating in 2^tCK WRITE preamble mode.

Figure 167: WRITE (BC4) OTF to WRITE (BC4) OTF with 1^tCK Preamble in Different Bank Group




- Notes:
1. BC4, AL = 0, CWL = 9, Preamble = 1^tCK .
 2. DI n (or b) = data-in from column n (or column b).

8Gb: x4, x8, x16 DDR4 SDRAM WRITE Operation


3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T4.
5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T17.

Figure 168: WRITE (BC4) OTF to WRITE (BC4) OTF with 2^tCK Preamble in Different Bank Group




- Notes:
1. BC4, AL = 0, CWL = 9 + 1 = 10 (see Note 7), Preamble = 2^tCK .
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
 6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T18.
 7. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range, which means CWL = 9 is not allowed when operating in 2^tCK WRITE preamble mode.

Figure 169: WRITE (BC4) Fixed to WRITE (BC4) Fixed with 1^tCK Preamble in Different Bank Group



- Notes:
1. BC4, AL = 0, CWL = 9, Preamble = 1^tCK.
 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 (fixed) setting activated by MR0[1:0] = 10.
 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
 6. The write recovery time (^tWR) and write timing parameter (^tWTR) are referenced from the first rising clock edge after the last write data shown at T15.


Figure 170: WRITE (BL8) to WRITE (BC4) OTF with 1^tCK Preamble in Different Bank Group



- Notes:
1. BL = 8/BC = 4, AL = 0, CL = 9, Preamble = 1^tCK.
 2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE command at T0. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Disable.

6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T17.


Figure 171: WRITE (BC4) OTF to WRITE (BL8) with 1^tCK Preamble in Different Bank Group



- Notes:
1. BL = 8/BC = 4, AL = 0, CL = 9, Preamble = 1^tCK.
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE command at T4.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Disable.
 6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T17.

WRITE Operation Followed by READ Operation

Figure 172: WRITE (BL8) to READ (BL8) with 1^tCK Preamble in Different Bank Group




- Notes:
1. BL = 8, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^tCK, WRITE preamble = 1^tCK.
 2. DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0 and READ command at T15.

8Gb: x4, x8, x16 DDR4 SDRAM WRITE Operation


5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write timing parameter ($t^1_{WTR_S}$) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 173: WRITE (BL8) to READ (BL8) with 1^t CK Preamble in Same Bank Group



- Notes:
1. BL = 8, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^t CK, WRITE preamble = 1^t CK.
 2. DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0 and READ command at T17.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
 6. The write timing parameter ($t^1_{WTR_L}$) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 174: WRITE (BC4) OTF to READ (BC4) OTF with 1^t CK Preamble in Different Bank Group




- Notes:
1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^t CK, WRITE preamble = 1^t CK.
 2. DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0 and READ command at T15.

8Gb: x4, x8, x16 DDR4 SDRAM WRITE Operation


- CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
- The write timing parameter ($t^{\text{WTR_S}}$) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 175: WRITE (BC4) OTF to READ (BC4) OTF with 1^{t} CK Preamble in Same Bank Group



- Notes:
- BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^{t} CK, WRITE preamble = 1^{t} CK.
 - DI b = data-in from column b .
 - DES commands are shown for ease of illustration; other commands may be valid at these times.
 - BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0 and READ command at T17.
 - CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
 - The write timing parameter ($t^{\text{WTR_L}}$) is referenced from the first rising clock edge after the last write data shown at T13.


Figure 176: WRITE (BC4) Fixed to READ (BC4) Fixed with 1^{t} CK Preamble in Different Bank Group



- Notes:
- BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^{t} CK, WRITE preamble = 1^{t} CK.
 - DI b = data-in from column b .
 - DES commands are shown for ease of illustration; other commands may be valid at these times.

4. BC4 setting activated by MR0[1:0] = 10.
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write timing parameter ($t^{\text{WTR_L}}$) is referenced from the first rising clock edge after the last write data shown at T11.

Figure 177: WRITE (BC4) Fixed to READ (BC4) Fixed with 1^{tCK} Preamble in Same Bank Group




- Notes:
1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1^{tCK} , WRITE preamble = 1^{tCK} .
 2. DI b = data-in from column b .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 10.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
 6. The write timing parameter ($t^{\text{WTR_L}}$) is referenced from the first rising clock edge after the last write data shown at T11.

WRITE Operation Followed by PRECHARGE Operation


The minimum external WRITE command to PRECHARGE command spacing is equal to WL (AL + CWL) plus either 4^{tCK} (BL8/BC4-OTF) or 2^{tCK} (BC4-fixed) plus t^{WR} . The minimum ACT to PRE timing, t^{RAS} , must be satisfied as well.

Figure 178: WRITE (BL8/BC4-OTF) to PRECHARGE with 1^tCK Preamble




- Notes:
1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0), Preamble = 1^tCK, ^tWR = 12.
 2. DI n = data-in from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0. BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
 6. The write recovery time (^tWR) is referenced from the first rising clock edge after the last write data shown at T13. ^tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.


Figure 179: WRITE (BC4-Fixed) to PRECHARGE with 1^tCK Preamble



- Notes:
1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0), Preamble = 1^tCK, ^tWR = 12.
 2. DI n = data-in from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 10.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
 6. The write recovery time (^tWR) is referenced from the first rising clock edge after the last write data shown at T11. ^tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.

Figure 180: WRITE (BL8/BC4-OTF) to Auto PRECHARGE with 1^tCK Preamble



- Notes:
1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0), Preamble = 1^tCK, ^tWR = 12.
 2. DI *n* = data-in from column *n*.
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
 6. The write recovery time (^tWR) is referenced from the first rising clock edge after the last write data shown at T13. ^tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.

Figure 181: WRITE (BC4-Fixed) to Auto PRECHARGE with 1^tCK Preamble


- Notes:
1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0), Preamble = 1^tCK, ^tWR = 12.
 2. DI *n* = data-in from column *n*.
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 10.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
 6. The write recovery time (^tWR) is referenced from the first rising clock edge after the last write data shown at T11. ^tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.


WRITE Operation with WRITE DBI Enabled

Figure 182: WRITE (BL8/BC4-OTF) with 1^t CK Preamble and DBI



- Notes:
1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0), Preamble = 1^t CK.
 2. DI n = data-in from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
 5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disabled.
 6. The write recovery time (t_{WR_DBI}) is referenced from the first rising clock edge after the last write data shown at T13.

Figure 183: WRITE (BC4-Fixed) with 1^t CK Preamble and DBI




- Notes:
1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0), Preamble = 1^t CK.
 2. DI n = data-in from column n .

8Gb: x4, x8, x16 DDR4 SDRAM WRITE Operation

3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 setting activated by MR0[1:0] = 10.
5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disabled.

WRITE Operation with CA Parity Enabled


Figure 184: Consecutive Write (BL8) with 1^tCK Preamble and CA Parity in Different Bank Group



- Notes:
1. BL = 8, WL = 9 (CWL = 13, AL = 0), Preamble = 1^tCK.
 2. DI n = data-in from column n .
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
 5. CA parity = Enable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disable.
 6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T21.


WRITE Operation with Write CRC Enabled

Figure 185: Consecutive WRITE (BL8/BC4-OTF) with 1^tCK Preamble and Write CRC in Same or Different Bank Group




- Notes:
1. BL8/BC4-OTF, AL = 0, CWL = 9, Preamble = 1^tCK , $t_{\text{CCD_S/L}} = 5^t\text{CK}$.
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T5.
 5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T5.
 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable.
 7. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T18.

Figure 186: Consecutive WRITE (BC4-Fixed) with 1^tCK Preamble and Write CRC in Same or Different Bank Group



- Notes:
1. BC4-fixed, AL = 0, CWL = 9, Preamble = 1^tCK , $t_{\text{CDD_S/L}} = 5^t\text{CK}$.
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MR0[1:0] = 10 during WRITE commands at T0 and T5.
 5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.
 6. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T16.


Figure 187: Nonconsecutive WRITE (BL8/BC4-OTF) with 1^tCK Preamble and Write CRC in Same or Different Bank Group



- Notes:
1. BL8/BC4-OTF, AL = 0, CWL = 9, Preamble = 1^tCK , $t_{\text{CDD_S/L}} = 6^t\text{CK}$.


2. DI n (or b) = data-in from column n (or column b).
3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T6.
5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T6.
6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.
7. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T19.

Figure 188: Nonconsecutive WRITE (BL8/BC4-OTF) with 2^tCK Preamble and Write CRC in Same or Different Bank Group



- Notes:
1. BL8/BC4-OTF, AL = 0, CWL = 9 + 1 = 10 (see Note 9), Preamble = 2^tCK , $t_{CDD_S/L} = 7^t\text{CK}$ (see Note 7).
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T7.
 5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T7.
 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.
 7. $t_{CDD_S/L} = 6^t\text{CK}$ is not allowed in 2^tCK preamble mode.
 8. The write recovery time (t_{WR}) and write timing parameter (t_{WTR}) are referenced from the first rising clock edge after the last write data shown at T21.
 9. When operating in 2^tCK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range. That means CWL = 9 is not allowed when operating in 2^tCK WRITE preamble mode.

Figure 189: WRITE (BL8/BC4-OTF/Fixed) with 1^t CK Preamble and Write CRC in Same or Different Bank Group



- Notes:
1. BL8/BC4, AL = 0, CWL = 9, Preamble = 1^t CK.
 2. DI n (or b) = data-in from column n (or column b).
 3. DES commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
 5. BC4 setting activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
 6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Enable.
 7. The write recovery time (1^t WR_CRC_DM) and write timing parameter (1^t WTR_S_CRC_DM / 1^t WTR_L_CRC_DM) are referenced from the first rising clock edge after the last write data shown at T13.

Write Timing Violations

Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure that the device works properly. However, for certain minor violations, it is desirable that the device is guaranteed not to “hang up” and that errors are limited to that specific operation. A minor violation does not include a major timing violation (for example, when a DQS strobe misses in the t_{DQSCK} window).

For the following, it will be assumed that there are no timing violations with regard to the WRITE command itself (including ODT, and so on) and that it does satisfy all timing requirements not mentioned below.

Data Setup and Hold Violations

If the data-to-strobe timing requirements (t_{DS} , t_{DH}) are violated, for any of the strobe edges associated with a WRITE burst, then wrong data might be written to the memory location addressed with this WRITE command.

In the example, the relevant strobe edges for WRITE Burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, and T8.5.

Subsequent reads from that location might result in unpredictable read data; however, the device will work properly otherwise.

Strobe-to-Strobe and Strobe-to-Clock Violations

If the strobe timing requirements (t_{DQSH} , t_{DQSL} , t_{WPRE} , t_{WPST}) or the strobe to clock timing requirements (t_{DSS} , t_{DSH} , t_{DQSS}) are violated, for any of the strobe edges associated with a WRITE burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data; however, the device will work properly otherwise with the following constraints:

- Both write CRC and data burst OTF are disabled; timing specifications other than t_{DQSH} , t_{DQSL} , t_{WPRE} , t_{WPST} , t_{DSS} , t_{DSH} , t_{DQSS} are not violated.
- The offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the WRITE latency position.
- A READ command following an offending WRITE command from any open bank is allowed.
- One or more subsequent WR or a subsequent WRA (to same bank as offending WR) may be issued t_{CCD_L} later, but incorrect data could be written. Subsequent WR and WRA can be either offending or non-offending writes. Reads from these writes may provide incorrect data.
- One or more subsequent WR or a subsequent WRA (to a different bank group) may be issued t_{CCD_S} later, but incorrect data could be written. Subsequent WR and WRA can be either offending or non-offending writes. Reads from these writes may provide incorrect data.
- After one or more precharge commands (PRE or PREA) are issued to the device after an offending WRITE command and all banks are in precharged state (idle state), a subsequent, non-offending WR or WRA to any open bank will be able to write correct data.

ZQ CALIBRATION Commands

A ZQ CALIBRATION command is used to calibrate DRAM R_{ON} and ODT values. The device needs a longer time to calibrate the output driver and on-die termination circuits at initialization and a relatively smaller time to perform periodic calibrations.

The ZQCL command is used to perform the initial calibration during the power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAM and, after calibration is achieved, the calibrated values are transferred from the calibration engine to DRAM I/O, which is reflected as an updated output driver and ODT values.

The first ZQCL command issued after reset is allowed a timing period of t_{ZQinit} to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after reset are allowed a timing period of t_{ZQoper} .

The ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter t_{ZQCS} . One ZQCS command can effectively correct a minimum of 0.5% (ZQ correction) of R_{ON} and R_{TT} impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the Output Driver and ODT Voltage and Temperature Sensitivity tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature ($T_{driftrate}$) and voltage ($V_{driftrate}$) drift rates that the device is subjected to in the application, is illustrated. The interval could be defined by the following formula:

$$\frac{ZQ_{correction}}{R(T_{sens} \times T_{driftrate}) + (V_{sens} \times V_{driftrate})}$$

Where $T_{sens} = \text{MAX}(dR_{TT}dT, dR_{ON}dTM)$ and $V_{sens} = \text{MAX}(dR_{TT}dV, dR_{ON}dVM)$ define the temperature and voltage sensitivities.

For example, if $T_{sens} = 1.5\%/^{\circ}\text{C}$, $V_{sens} = 0.15\%/mV$, $T_{driftrate} = 1^{\circ}\text{C}/\text{sec}$ and $V_{driftrate} = 15\text{ mV}/\text{sec}$, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128\text{ms}$$


No other activities should be performed on the DRAM channel by the controller for the duration of t_{ZQinit} , t_{ZQoper} , or t_{ZQCS} . The quiet time on the DRAM channel allows accurate calibration of output driver and on-die termination values. After DRAM calibration is achieved, the device should disable the ZQ current consumption path to reduce power.

All banks must be precharged and t_{RP} met before ZQCL or ZQCS commands are issued by the controller.

ZQ CALIBRATION commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon self refresh exit, the device will not perform an I/O calibration without an explicit ZQ CALIBRATION command. The earliest possible time for a ZQ CALIBRATION command (short or long) after self refresh exit is t_{XSF} .

In systems that share the ZQ resistor between devices, the controller must not allow any overlap of t_{ZQoper} , t_{ZQinit} , or t_{ZQCS} between the devices.

Figure 190: ZQ Calibration Timing




- Notes:
1. CKE must be continuously registered HIGH during the calibration procedure.
 2. On-die termination must be disabled via the ODT signal or MRS during the calibration procedure or the DRAM will automatically disable R_{TT1} .
 3. All devices connected to the DQ bus should be High-Z during the calibration procedure.

On-Die Termination

On-die termination (ODT) is a feature that enables the device to change termination resistance for each DQ, DQS, and DM_n signal for x4 and x8 configurations (and TDQS for the x8 configuration, when enabled via A11 = 1 in MR1) via the ODT control pin, WRITE command, or default parking value with MR setting. For the x16 configuration, ODT is applied to each DQU, DQL, DQSU, DQSL, DMU_n, and DML_n signal. The ODT feature is designed to improve the signal integrity of the memory channel by allowing the DRAM controller to independently change termination resistance for any or all DRAM devices. More details about ODT control modes and ODT timing modes can be found further along in this document.

The ODT feature is turned off and not supported in self refresh mode.

Figure 191: Functional Representation of ODT



The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information. The value of R_{TT} is determined by the settings of mode register bits (see Mode Register). The ODT pin will be ignored if the mode register MR1 is programmed to disable $R_{TT(NOM)}$ [MR1[9,6,2] = 0,0,0] and in self refresh mode.

ODT Mode Register and ODT State Table

The ODT mode of the DDR4 device has four states: data termination disable, $R_{TT(NOM)}$, $R_{TT(WR)}$, and $R_{TT(Park)}$. The ODT mode is enabled if any of MR1[10:8] ($R_{TT(NOM)}$), MR2[11:9] ($R_{TT(WR)}$), or MR5[8:6] ($R_{TT(Park)}$) are non-zero. When enabled, the value of R_{TT} is determined by the settings of these bits.

R_{TT} control of each R_{TT} condition is possible with a WR or RD command and ODT pin.

- $R_{TT(WR)}$: The DRAM (rank) that is being written to provide termination regardless of ODT pin status (either HIGH or LOW).
- $R_{TT(NOM)}$: DRAM turns ON $R_{TT(NOM)}$ if it sees ODT asserted HIGH (except when ODT is disabled by MR1).
- $R_{TT(Park)}$: Default parked value set via MR5 to be enabled and $R_{TT(NOM)}$ is not turned on.
- The Termination State Table that follows shows various interactions.

The R_{TT} values have the following priority:

- Data termination disable
- $R_{TT(WR)}$
- $R_{TT(NOM)}$
- $R_{TT(Park)}$

Table 64: Termination State Table

$R_{TT(PARK)}$	$R_{TT(NOM)}$	ODT Pin	DRAM Termination State	Note
Enabled	Enabled	HIGH	$R_{TT(NOM)}$	1, 2
		LOW	$R_{TT(PARK)}$	1, 2
	Disabled	Don't Care	$R_{TT(PARK)}$	1, 2, 3
Disabled	Enabled	HIGH	$R_{TT(NOM)}$	1, 2
		LOW	High-Z	1, 2
	Disabled	Don't Care	High-Z	1, 2, 3

- Notes:
1. When a READ command is executed, the DRAM termination state will be High-Z for a defined period independent of the ODT pin and MR setting of $R_{TT(PARK)}/R_{TT(NOM)}$. This is described in the ODT During Read section.
 2. If $R_{TT(WR)}$ is enabled, $R_{TT(WR)}$ will be activated by a WRITE command for a defined period time independent of the ODT pin and MR setting of $R_{TT(PARK)}/R_{TT(NOM)}$. This is described in the Dynamic ODT section.
 3. If $R_{TT(NOM)}$ MR is disabled, power to the ODT receiver will be turned off to save power.

ODT Read Disable State Table

Upon receiving a READ command, the DRAM driving data disables ODT after $RL - (2 \text{ or } 3)$ clock cycles, where $2 = 1^{tCK}$ preamble mode and $3 = 2^{tCK}$ preamble mode. ODT stays off for a duration of $BL/2 + (2 \text{ or } 3) + (0 \text{ or } 1)$ clock cycles, where $2 = 1^{tCK}$ preamble mode, $3 = 2^{tCK}$ preamble mode, $0 = \text{CRC disabled}$, and $1 = \text{CRC enabled}$.

Table 65: Read Termination Disable Window

Preamble	CRC	Start ODT Disable After Read	Duration of ODT Disable
1^{tCK}	Disabled	$RL - 2$	$BL/2 + 2$
	Enabled	$RL - 2$	$BL/2 + 3$
2^{tCK}	Disabled	$RL - 3$	$BL/2 + 3$
	Enabled	$RL - 3$	$BL/2 + 4$

Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes include the following:

- Any bank active with CKE HIGH
- Refresh with CKE HIGH
- Idle mode with CKE HIGH
- Active power-down mode (regardless of MR1 bit A10)
- Precharge power-down mode

In synchronous ODT mode, $R_{TT(NOM)}$ will be turned on DODTLon clock cycles after ODT is sampled HIGH by a rising clock edge and turned off DODTLoff clock cycles after ODT is registered LOW by a rising clock edge. The ODT latency is determined by the programmed values for: CAS WRITE latency (CWL), additive latency (AL), and parity latency (PL), as well as the programmed state of the preamble.

ODT Latency and Posted ODT

The ODT latencies for synchronous ODT mode are summarized in the table below. For details, refer to the latency definitions.

Table 66: ODT Latency at DDR4-1600/-1866/-2133/-2400/-2666/-3200

Applicable when write CRC is disabled


Symbol	Parameter	1 ^t CK Preamble	2 ^t CK Preamble	Unit
DODTLon	Direct ODT turn-on latency	CWL + AL + PL - 2	CWL + AL + PL - 3	t_{CK}
DODTLoff	Direct ODT turn-off latency	CWL + AL + PL - 2	CWL + AL + PL - 3	
RODTLoff	READ command to internal ODT turn-off latency	CL + AL + PL - 2	CL + AL + PL - 3	
RODTLon4	READ command to $R_{TT(Park)}$ turn-on latency in BC4-fixed	RODTLoff + 4	RODTLoff + 5	
RODTLon8	READ command to $R_{TT(Park)}$ turn-on latency in BL8/BC4-OTF	RODTLoff + 6	RODTLoff + 7	
ODTH4	ODT Assertion time, BC4 mode	4	5	
ODTH8	ODT Assertion time, BL8 mode	6	7	

Timing Parameters


In synchronous ODT mode, the following parameters apply:

- DODTLon, DODTLoff, RODTLoff, RODTLon4, RODTLon8, and $t_{ADC} (MIN)/(MAX)$.
- $t_{ADC} (MIN)$ and $t_{ADC} (MAX)$ are minimum and maximum R_{TT} change timing skew between different termination values. These timing parameters apply to both the synchronous ODT mode and the data termination disable mode.

When ODT is asserted, it must remain HIGH until minimum ODTH4 (BC = 4) or ODTH8 (BL = 8) is satisfied. If write CRC mode or 2^tCK preamble mode is enabled, ODTH should be adjusted to account for it. ODTHx is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of a WRITE command.

Figure 192: Synchronous ODT Timing with BL8


- Notes: 1. Example for CWL = 9, AL = 0, PL = 0; DODTLon = AL + PL + CWL - 2 = 7; DODTLoff = AL + PL + CWL - 2 = 7.
2. ODT must be held HIGH for at least ODTL8 after assertion (T1).

Figure 193: Synchronous ODT with BC4



- Notes: 1. Example for CWL = 9, AL = 10, PL = 0; DODTLon/off = AL + PL + CWL - 2 = 17; ODTcnw = AL + PL + CWL - 2 = 17.
2. ODT must be held HIGH for at least ODTL4 after assertion (T1).

ODT During Reads

Because the DRAM cannot terminate with R_{TT} and drive with R_{ON} at the same time, R_{TT} may nominally not be enabled until the end of the postamble as shown in the example below. At cycle T25 the device turns on the termination when it stops driving, which is determined by t_{HZ} . If the DRAM stops driving early (that is, t_{HZ} is early), then t_{ADC} (MIN) timing may apply. If the DRAM stops driving late (that is, t_{HZ} is late), then the DRAM complies with t_{ADC} (MAX) timing.

Using $CL = 11$ as an example for the figure below: $PL = 0$, $AL = CL - 1 = 10$, $RL = PL + AL + CL = 21$, $CWL = 9$; $RODTLoff = RL - 2 = 19$, $DODTLon = PL + AL + CWL - 2 = 17$, 1^tCK preamble.

Figure 194: ODT During Reads



Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the device can be changed without issuing an MRS command. This requirement is supported by the dynamic ODT feature.

Functional Description

Dynamic ODT mode is enabled if bit A9 or A10 of MR2 is set to 1.

- Three R_{TT} values are available: $R_{TT(NOM)}$, $R_{TT(WR)}$, and $R_{TT(Park)}$.
 - The value for $R_{TT(NOM)}$ is preselected via bits MR1[10:8].
 - The value for $R_{TT(WR)}$ is preselected via bits MR2[11:9].
 - The value for $R_{TT(Park)}$ is preselected via bits MR5[8:6].
- During operation without WRITE commands, the termination is controlled as follows:
 - Nominal termination strength $R_{TT(NOM)}$ or $R_{TT(Park)}$ is selected.
 - $R_{TT(NOM)}$ on/off timing is controlled via ODT pin and latencies DODTLon and DODTLoff, and $R_{TT(Park)}$ is on when ODT is LOW.
- When a WRITE command (WR, WRA, WRS4, WRS8, WRAS4, and WRAS8) is registered, and if dynamic ODT is enabled, the termination is controlled as follows:
 - Latency ODTLcnw after the WRITE command, termination strength $R_{TT(WR)}$ is selected.
 - Latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the WRITE command, termination strength $R_{TT(WR)}$ is de-selected.

One or two clocks will be added into or subtracted from ODTLcwn8 and ODTLcwn4, depending on write CRC mode and/or 2^tCK preamble enablement.

The following table shows latencies and timing parameters relevant to the on-die termination control in dynamic ODT mode. The dynamic ODT feature is not supported in DLL-off mode. An MRS command must be used to set $R_{TT(WR)}$ to disable dynamic ODT externally (MR2[11:9] = 000).


Table 67: Dynamic ODT Latencies and Timing (1^tCK Preamble Mode and CRC Disabled)

Name and Description	Abbr.	Defined from	Defined to	Definition for All DDR4 Speed Bins	Unit
ODT latency for change from $R_{TT(Park)}/R_{TT(NOM)}$ to $R_{TT(WR)}$	ODTLcnw	Registering external WRITE command	Change R_{TT} strength from $R_{TT(Park)}/R_{TT(NOM)}$ to $R_{TT(WR)}$	ODTLcnw = WL - 2	^t CK
ODT latency for change from $R_{TT(WR)}$ to $R_{TT(Park)}/R_{TT(NOM)}$ (BC = 4)	ODTLcwn4	Registering external WRITE command	Change R_{TT} strength from $R_{TT(WR)}$ to $R_{TT(Park)}/R_{TT(NOM)}$	ODTLcwn4 = 4 + ODTLcnw	
ODT latency for change from $R_{TT(WR)}$ to $R_{TT(Park)}/R_{TT(NOM)}$ (BL = 8)	ODTLcwn8	Registering external WRITE command	Change R_{TT} strength from $R_{TT(NOM)}$ to $R_{TT(WR)}$	ODTLcwn8 = 6 + ODTLcnw	^t CK (AVG)
R_{TT} change skew	^t ADC	ODTLcnw ODTLcwn	R_{TT} valid	^t ADC (MIN) = 0.3 ^t ADC (MAX) = 0.7	

Table 68: Dynamic ODT Latencies and Timing with Preamble Mode and CRC Mode Matrix

Symbol	1 ^t CK Parameter		2 ^t CK Parameter		Unit
	CRC Off	CRC On	CRC Off	CRC On	
ODTLcnw	WL - 2	WL - 2	WL - 3	WL - 3	t ^t CK
ODTLcnw4	ODTLcnw + 4	ODTLcnw + 7	ODTLcnw + 5	ODTLcnw + 8	
ODTLcnw8	ODTLcnw + 6	ODTLcnw + 7	ODTLcnw + 7	ODTLcnw + 8	


Notes: 1. ODTLcnw = WL - 2 (1^tCK preamble) or WL - 3 (2^tCK preamble).

Figure 195: Dynamic ODT (1^tCK Preamble; CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)


Notes: 1. ODTLcnw = WL - 2 (1^tCK preamble) or WL - 3 (2^tCK preamble).

2. If BC4, then ODTLcwn = WL + 4 if CRC disabled or WL + 5 if CRC enabled; If BL8, then ODTLcwn = WL + 6 if CRC disabled or WL + 7 if CRC enabled.

Figure 196: Dynamic ODT Overlapped with $R_{TT(NOM)}$ (CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)



Notes: 1. Behavior with WR command issued while ODT is registered HIGH.

Asynchronous ODT Mode

Asynchronous ODT mode is selected when the DRAM runs in DLL-off mode. In asynchronous ODT timing mode, the internal ODT command is not delayed by either additive latency (AL) or the parity latency (PL) relative to the external ODT signal ($R_{TT(NOM)}$). In asynchronous ODT mode, two timing parameters apply: t_{AONAS} (MIN/MAX), and t_{AOFAS} (MIN/MAX).


$R_{TT(NOM)}$ Turn-on Time

- Minimum $R_{TT(NOM)}$ turn-on time (t_{AONAS} [MIN]) is when the device termination circuit leaves $R_{TT(Park)}$ and ODT resistance begins to turn on.
- Maximum $R_{TT(NOM)}$ turn-on time (t_{AONAS} [MAX]) is when the ODT resistance has reached $R_{TT(NOM)}$.
- t_{AONAS} (MIN) and t_{AONAS} (MAX) are measured from ODT being sampled HIGH.

$R_{TT(NOM)}$ Turn-off Time

- Minimum $R_{TT(NOM)}$ turn-off time (t_{AOFAS} [MIN]) is when the device's termination circuit starts to leave $R_{TT(NOM)}$.
- Maximum $R_{TT(NOM)}$ turn-off time (t_{AOFAS} [MAX]) is when the on-die termination has reached $R_{TT(Park)}$.
- t_{AOFAS} (MIN) and t_{AOFAS} (MAX) are measured from ODT being sampled LOW.

Figure 197: Asynchronous ODT Timings with DLL Off



Electrical Specifications

Absolute Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 69: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
V_{DD}	Voltage on V_{DD} pin relative to V_{SS}	-0.4	1.5	V	1
V_{DDQ}	Voltage on V_{DDQ} pin relative to V_{SS}	-0.4	1.5	V	1
V_{PP}	Voltage on V_{PP} pin relative to V_{SS}	-0.4	3.0	V	1, 3
V_{IN}, V_{OUT}	Voltage on any relative to V_{SS}	-0.4	1.5	V	
T_{STG}	Storage temperature	-55	150	°C	2

- Notes: 1. V_{DD} and V_{DDQ} must be within 300mV of each other at all times, and V_{REF} must not be greater than $0.6 \times V_{DDQ}$. When V_{DD} and V_{DDQ} are <500mV, V_{REF} can be ≤ 300 mV.
2. Storage temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to the JEDEC standard.
3. V_{PP} must be equal to or greater than V_{DD}/V_{DDQ} at all times when powered.

DRAM Component Operating Temperature Range

Operating temperature, T_{OPER} , is the case surface temperature on the center/top side of the DRAM. For measurement conditions, refer to the JEDEC document JEDEC51-2.

Table 70: Temperature Range

Symbol	Parameter	Min	Max	Unit	Notes
T_{OPER}	Normal operating temperature range	0	85	°C	1
	Extended temperature range (optional)	>85	95	°C	2

- Notes: 1. The normal temperature range specifies the temperatures at which all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0°C to 85°C under all operating conditions.
2. Some applications require operation of the DRAM in the extended temperature range (between 85°C and 95°C case temperature). Full specifications are supported in this range, but the following additional conditions apply:
- REFRESH commands must be doubled in frequency, reducing the refresh interval t_{REFI} to 3.9 μ s. It is also possible to specify a component with 1X refresh (t_{REFI} to 7.8 μ s) in the extended temperature range.
 - If SELF REFRESH operation is required in the extended temperature range, it is mandatory to use either the manual self refresh mode with extended temperature range capability (MR2[6] = 0 and MR2 [7] = 1) or enable the optional auto self refresh mode (MR2 [6] = 1 and MR2 [7] = 1).

Electrical Characteristics – AC and DC Operating Conditions

Supply Operating Conditions

Table 71: Recommended Supply Operating Conditions

Symbol	Parameter	Rating			Unit	Notes
		Min	Typ	Max		
V_{DD}	Supply voltage	1.14	1.2	1.26	V	1, 2, 3, 4
V_{DDQ}	Supply voltage for output	1.14	1.2	1.26	V	1, 2
V_{PP}	Word line supply voltage	2.375	2.5	2.750	V	

- Notes: 1. Under all conditions V_{DDQ} must be less than or equal to V_{DD} .
2. V_{DDQ} tracks with V_{DD} . AC parameters are measured with V_{DD} and V_{DDQ} tied together.
3. V_{DD} slew rate between 300mV and 80% of $V_{DD,min}$ shall be between 0.004 V/ms and 600 V/ms, 20 MHz band-limited measurement.
4. V_{DD} ramp time from 300mV to $V_{DD,min}$ shall be no longer than 200ms.

Table 72: V_{DD} Slew Rate

Symbol	Min	Max	Unit	Notes
V_{DD_sl}	0.004	600	V/ms	1, 2
V_{DD_on}	–	200	ms	3

- Notes: 1. Measurement made between 300mV and 80% V_{DD} (minimum level).
2. The DC bandwidth is limited to 20 MHz.
3. Maximum time to ramp V_{DD} from 300 mV to V_{DD} minimum

Leakages

Table 73: Leakages

Condition	Symbol	Min	Max	Unit	Notes
Input leakage (excluding ZQ and TEN)	I_{IN}	–2	2	μA	1
ZQ leakage	I_{ZQ}	–3	3	μA	1
TEN leakage	I_{TEN}	–6	6	μA	2, 3
V_{REFCA} leakage	I_{VREFCA}	–2	2	μA	3
Output leakage: $V_{OUT} = V_{DDQ}$	I_{OZpd}	–	5	μA	4
Output leakage: $V_{OUT} = V_{SSQ}$	I_{OZpu}	–50	–	μA	4, 5


- Notes: 1. Input under test $0V < V_{IN} < 1.1V$.
2. Additional leakage due to weak pull-down.
3. $V_{REFCA} = V_{DD}/2$, V_{DD} at valid level.
4. DQs are disabled.
5. ODT is disabled with the ODT input HIGH.

V_{REFCA} Supply

V_{REFCA} is to be supplied to the DRAM and equal to V_{DD}/2. The V_{REFCA} is a reference supply input and therefore does not draw biasing current.

The DC-tolerance limits and AC-noise limits for the reference voltages V_{REFCA} are illustrated in the figure below. The figure shows a valid reference voltage V_{REF(t)} as a function of time (V_{REF} stands for V_{REFCA}). V_{REF(DC)} is the linear average of V_{REF(t)} over a very long period of time (1 second). This average has to meet the MIN/MAX requirements. Furthermore, V_{REF(t)} may temporarily deviate from V_{REF(DC)} by no more than ±1% V_{DD} for the AC-noise limit.

Figure 198: V_{REFDQ} Voltage Range



The voltage levels for setup and hold time measurements are dependent on V_{REF}. V_{REF} is understood as V_{REF(DC)}, as defined in the above figure. This clarifies that DC-variations of V_{REF} affect the absolute voltage a signal has to reach to achieve a valid HIGH or LOW level, and therefore, the time to which setup and hold is measured. System timing and voltage budgets need to account for V_{REF(DC)} deviations from the optimum position within the data-eye of the input signals. This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{REF} AC-noise. Timing and voltage effects due to AC-noise on V_{REF} up to the specified limit (±1% of V_{DD}) are included in DRAM timings and their associated deratings.

V_{REFDQ} Supply and Calibration Ranges

The device internally generates its own V_{REFDQ}. DRAM internal V_{REFDQ} specification parameters: voltage range, step size, V_{REF} step time, V_{REF} full step time, and V_{REF} valid level are used to help provide estimated values for the internal V_{REFDQ} and are not pass/fail limits. The voltage operating range specifies the minimum required range for DDR4 SDRAM devices. The minimum range is defined by V_{REFDQ,min} and V_{REFDQ,max}. A calibration sequence should be performed by the DRAM controller to adjust V_{REFDQ} and optimize the timing and voltage margin of the DRAM data input receivers.

Table 74: V_{REFDQ} Specification

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Range 1 V _{REFDQ} operating points	V _{REFDQ} R1	60%	–	92%	V _{DDQ}	1, 2
Range 2 V _{REFDQ} operating points	V _{REFDQ} R2	45%	–	77%	V _{DDQ}	1, 2

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Operating Conditions

Table 74: V_{REFDQ} Specification

Parameter	Symbol	Min	Typ	Max	Unit	Notes
V_{REF} step size	$V_{REF,step}$	0.5%	0.65%	0.8%	V_{DDQ}	3
V_{REF} set tolerance	V_{REF,set_tol}	-1.625%	0%	1.625%	V_{DDQ}	4, 5, 6
		-0.15%	0%	0.15%	V_{DDQ}	4, 7, 8
V_{REF} step time	$V_{REF,time}$	–	–	150	ns	9, 10, 11
V_{REF} valid tolerance	$V_{REF_val_tol}$	-0.15%	0%	0.15%	V_{DDQ}	12

- Notes:
- $V_{REF(DC)}$ voltage is referenced to $V_{DDQ(DC)}$. $V_{DDQ(DC)}$ is 1.2V.
 - DRAM range 1 or range 2 is set by the MRS6[6]6.
 - V_{REF} step size increment/decrement range. V_{REF} at DC level.
 - $V_{REF,new} = V_{REF,old} \pm n \times V_{REF,step}$; n = number of steps. If increment, use "+," if decrement, use "-."
 - For $n > 4$, the minimum value of V_{REF} setting tolerance = $V_{REF,new} - 1.625\% \times V_{DDQ}$. The maximum value of V_{REF} setting tolerance = $V_{REF,new} + 1.625\% \times V_{DDQ}$.
 - Measured by recording the MIN and MAX values of the V_{REF} output over the range, drawing a straight line between those points, and comparing all other V_{REF} output settings to that line.
 - For $n > 4$, the minimum value of V_{REF} setting tolerance = $V_{REF,new} - 0.15\% \times V_{DDQ}$. The maximum value of V_{REF} setting tolerance = $V_{REF,new} + 0.15\% \times V_{DDQ}$.
 - Measured by recording the MIN and MAX values of the V_{REF} output across four consecutive steps ($n = 4$), drawing a straight line between those points, and comparing all V_{REF} output settings to that line.
 - Time from MRS command to increment or decrement one step size for V_{REF} .
 - Time from MRS command to increment or decrement more than one step size up to the full range of V_{REF} .
 - If the V_{REF} monitor is enabled, V_{REF} must be derated by +10ns if DQ bus load is 0pF and an additional +15 ns/pF of DQ bus loading.
 - Only applicable for DRAM component-level test/characterization purposes. Not applicable for normal mode of operation. V_{REF} valid qualifies the step times, which will be characterized at the component level.

V_{REFDQ} Ranges

MR6[6] selects range 1 (60% to 92.5% of V_{DDQ}) or range 2 (45% to 77.5% of V_{DDQ}), and MR6[5:0] sets the V_{REFDQ} level, as listed in the following table. The values in MR6[6:0] will update the V_{DDQ} range and level independent of MR6[7] setting. It is recommended MR6[7] be enabled when changing the settings in MR6[6:0], and it is highly recommended MR6[7] be enabled when changing the settings in MR6[6:0] multiple times during a calibration routine.

Table 75: V_{REFDQ} Range and Levels

MR6[5:0]	Range 1 MR6[6] 0	Range 2 MR6[6] 1	MR6[5:0]	Range 1 MR6[6] 0	Range 2 MR6[6] 1
00 0000	60.00%	45.00%	01 1010	76.90%	61.90%
00 0001	60.65%	45.65%	01 1011	77.55%	62.55%
00 0010	61.30%	46.30%	01 1100	78.20%	63.20%
00 0011	61.95%	46.95%	01 1101	78.85%	63.85%
00 0100	62.60%	47.60%	01 1110	79.50%	64.50%
00 0101	63.25%	48.25%	01 1111	80.15%	65.15%
00 0110	63.90%	48.90%	10 0000	80.80%	65.80%
00 0111	64.55%	49.55%	10 0001	81.45%	66.45%
00 1000	65.20%	50.20%	10 0010	82.10%	67.10%
00 1001	65.85%	50.85%	10 0011	82.75%	67.75%
00 1010	66.50%	51.50%	10 0100	83.40%	68.40%
00 1011	67.15%	52.15%	10 0101	84.05%	69.05%
00 1100	67.80%	52.80%	10 0110	84.70%	69.70%
00 1101	68.45%	53.45%	10 0111	85.35%	70.35%
00 1110	69.10%	54.10%	10 1000	86.00%	71.00%
00 1111	69.75%	54.75%	10 1001	86.65%	71.65%
01 0000	70.40%	55.40%	10 1010	87.30%	72.30%
01 0001	71.05%	56.05%	10 1011	87.95%	72.95%
01 0010	71.70%	56.70%	10 1100	88.60%	73.60%
01 0011	72.35%	57.35%	10 1101	89.25%	74.25%
01 0100	73.00%	58.00%	10 1110	89.90%	74.90%
01 0101	73.65%	58.65%	10 1111	90.55%	75.55%
01 0110	74.30%	59.30%	10 0000	91.20%	76.20%
01 0111	74.95%	59.95%	10 0001	91.85%	76.85%
01 1000	75.60%	60.60%	10 0010	92.50%	77.50%
01 1001	76.25%	61.25%	10 0011	11 0011 to 11 1111 = Reserved	

Electrical Characteristics – AC and DC Single-Ended Input Measurement Levels

RESET_n Input Levels

Table 76: RESET_n Input Levels (CMOS)


Parameter	Symbol	Min	Max	Unit	Note
AC input high voltage	$V_{IH(AC)_RESET}$	$0.8 \times V_{DD}$	V_{DD}	V	1
DC input high voltage	$V_{IH(AC)_RESET}$	$0.7 \times V_{DD}$	V_{DD}	V	2
DC input low voltage	$V_{IH(AC)_RESET}$	V_{SS}	$0.3 \times V_{DD}$	V	3
AC input low voltage	$V_{IH(AC)_RESET}$	V_{SS}	$0.2 \times V_{DD}$	V	4
Rising time	t_{R_RESET}	–	1	μs	5
RESET pulse width after power-up	$t_{PW_RESET_S}$	1	–	μs	6, 7
RESET pulse width during power-up	$t_{PW_RESET_L}$	200	–	μs	6

Notes: 1. Overshoot should not exceed the V_{IN} shown in the Absolute Maximum Ratings table.

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Single-Ended Input

2. After RESET_n is registered HIGH, the RESET_n level must be maintained above $V_{IH(DC)_RESET}$, otherwise operation will be uncertain until it is reset by asserting RESET_n signal LOW.
3. After RESET_n is registered LOW, the RESET_n level must be maintained below $V_{IL(DC)_RESET}$ during t_{PW_RESET} , otherwise the DRAM may not be reset.
4. Undershoot should not exceed the V_{IN} shown in the Absolute Maximum Ratings table.
5. Slope reversal (ring-back) during this level transition from LOW to HIGH should be mitigated as much as possible.
6. RESET is destructive to data contents.
7. See RESET Procedure at Power Stable Condition figure.

Figure 199: RESET_n Input Slew Rate Definition



Command/Address Input Levels

Table 77: Command and Address Input Levels: DDR4-1600 Through DDR4-2400

Parameter	Symbol	Min	Max	Unit	Note
AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 100$	V_{DD}^5	mV	1, 2, 3
DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 75$	V_{DD}	mV	1, 2
DC input low voltage	$V_{IL(DC)}$	V_{SS}	$V_{REF} - 75$	mV	1, 2
AC input low voltage	$V_{IL(AC)}$	V_{SS}^5	$V_{REF} - 100$	mV	1, 2, 3
Reference voltage for CMD/ADDR inputs	$V_{REFCA(DC)}$	$0.49 \times V_{DD}$	–	V	4

- Notes: 1. For input except RESET_n. $V_{REF} = V_{REFCA(DC)}$.
2. $V_{REF} = V_{REFCA(DC)}$.
3. Input signal must meet $V_{IL}/V_{IH(AC)}$ to meet t_{IS}/t_{IH} timings.
4. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from $V_{REFCA(DC)}$ by more than $\pm 1\% V_{DD}$ (for reference: approximately $\pm 12mV$).
5. Refer to "Overshoot and Undershoot Specifications."

Table 78: Command and Address Input Levels: DDR4-2666

Parameter	Symbol	Min	Max	Unit	Note
AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 90$	V_{DD}^5	mV	1, 2, 3
DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 65$	V_{DD}	mV	1, 2
DC input low voltage	$V_{IL(DC)}$	V_{SS}	$V_{REF} - 65$	mV	1, 2
AC input low voltage	$V_{IL(AC)}$	V_{SS}^5	$V_{REF} - 90$	mV	1, 2, 3
Reference voltage for CMD/ADDR inputs	$V_{REFCA(DC)}$	$0.49 \times V_{DD}$	$0.49 \times V_{DD}$	V	4

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Single-Ended Input


- Notes: 1. For input except RESET_n. $V_{REF} = V_{REFCA(DC)}$.
2. $V_{REF} = V_{REFCA(DC)}$.
3. Input signal must meet $V_{IL}/V_{IH(AC)}$ to meet t_{IS}/t_{IH} timings.
4. The AC peak noise on V_{REF} may not allow V_{REF} to deviate from $V_{REFCA(DC)}$ by more than $\pm 1\% V_{DD}$ (for reference: approximately $\pm 12mV$).
5. Refer to "Overshoot and Undershoot Specifications."

Table 79: Single-Ended Input Slew Rates

Parameter	Symbol	Min	Max	Unit	Note
Single-ended input slew rate – CA	SR_{CA}	1.0	7.0	V/ns	1, 2, 3, 4

- Notes: 1. For input except RESET_n.
2. $V_{REF} = V_{REFCA(DC)}$.
3. t_{IS}/t_{IH} timings assume $SR_{CA} = 2V/ns$.
4. Measured between $V_{IH(AC)}$ and $V_{IL(AC)}$ for falling edges and between $V_{IL(AC)}$ and $V_{IH(AC)}$ for rising edges.

Figure 200: Single-Ended Input Slew Rate Definition



Data Receiver Input Requirements


The following parameters apply to the data receiver Rx MASK operation detailed in the Write Timing section, Data Strobe-to-Data Relationship.

The rising edge slew rates are defined by $srr1$ and $srr2$. The slew rate measurement points for a rising edge are shown in the figure below. A LOW-to-HIGH transition time, $tr1$, is measured from $0.5 \times V_{diVW,max}$ below $V_{CENTDQ,midpoint}$ to the last transition through $0.5 \times V_{diVW,max}$ above $V_{CENTDQ,midpoint}$; $tr2$ is measured from the last transition through $0.5 \times V_{diVW,max}$ above $V_{CENTDQ,midpoint}$ to the first transition through the $0.5 \times V_{IHL(AC)min}$ above $V_{CENTDQ,midpoint}$.

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Single-Ended Input

The falling edge slew rates are defined by srf1 and srf2. The slew rate measurement points for a rising edge are shown in the figure below. A HIGH-to-LOW transition time, t_{f1} , is measured from $0.5 \times V_{diVW,max}$ above $V_{CENTDQ,midpoint}$ to the last transition through $0.5 \times V_{diVW,max}$ below $V_{CENTDQ,midpoint}$; t_{f2} is measured from the last transition through $0.5 \times V_{diVW,max}$ below $V_{CENTDQ,midpoint}$ to the first transition through the $0.5 \times V_{IHL(AC)min}$ below $V_{CENTDQ,midpoint}$.

Figure 201: DQ Slew Rate Definitions



- Notes: 1. Rising edge slew rate equation $srr1 = V_{diVW,max}/(t_{r1})$.
2. Rising edge slew rate equation $srr2 = (V_{IHL(AC)min} - V_{diVW,max})/(2 \times t_{r2})$.
3. Falling edge slew rate equation $srf1 = V_{diVW,max}/(t_{f1})$.
4. Falling edge slew rate equation $srf2 = (V_{IHL(AC)min} - V_{diVW,max})/(2 \times t_{f2})$.

Table 80: DQ Input Receiver Specifications

Note 1 applies to the entire table

Parameter	Symbol	DDR4-1600, 2133		DDR4-2400		DDR4-2666		DDR4-2933		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
V_{IN} Rx mask input peak-to-peak	V_{diVW}	–	136 ¹	–	130 ¹	–	120	–	115	mV	2, 3
DQ Rx input timing window	T_{diVW}	–	0.2 ¹	–	0.2 ¹	–	0.22 ¹	–	0.22 ¹	UI	2, 3
DQ AC input swing peak-to-peak	$V_{IH(AC)}$	186	–	160	–	150	–	145	–	mV	4, 5
DQ input pulse width	T_{diPW}	0.58	–	0.58	–	0.58	–	0.58	–	UI	6
DQS-to-DQ Rx mask offset	t_{DQS2DQ}	–	0.17	–	0.17	–	0.19	–	0.22	UI	7
DQ-to-DQ Rx mask offset	t_{DQ2DQ}	–	0.1	–	0.1	–	0.10	–	0.11	UI	8
Input slew rate over V_{diVW} if $t_{CK} \geq 0.925ns$	srr1, srf1	1	9	1	9	1	9	1	9	V/ns	9
Input slew rate over V_{diVW} if $0.935ns > t_{CK} \geq 0.625ns$	srr1, srf1	–	–	1.25	9	1.5	9	1.5	9	V/ns	9
Rising input slew rate over $1/2 V_{IHL(AC)}$	srr2	0.2 x srr1	9	0.2 x srr1	9	0.2 x srr1	9	0.2 x srr1	9	V/ns	10

8Gb: x4, x8, x16 DDR4 SDRAM

Electrical Characteristics – AC and DC Single-Ended Input


Table 80: DQ Input Receiver Specifications

Note 1 applies to the entire table


Parameter	Symbol	DDR4-1600, 2133		DDR4-2400		DDR4-2666		DDR4-2933		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Falling input slew rate over 1/2 $V_{IHL(AC)}$	srf2	0.2 x srf1	9	0.2 x srf1	9	0.2 x srf1	9	0.2 x srf1	9	V/ns	10

- Notes:
1. All Rx mask specifications must be satisfied for each UI. For example, if the minimum input pulse width is violated when satisfying T_{diVW} (MIN), $V_{diVW,max}$, and minimum slew rate limits, then either T_{diVW} (MIN) or minimum slew rates would have to be increased to the point where the minimum input pulse width would no longer be violated.
 2. Data Rx mask voltage and timing total input valid window where V_{diVW} is centered around $V_{CENTDQ,midpoint}$ after V_{REFDQ} training is completed. The data Rx mask is applied per bit and should include voltage and temperature drift terms. The input buffer design specification is to achieve at least a BER = 10^{-16} when the Rx mask is not violated.
 3. Defined over the DQ internal V_{REF} range 1.
 4. Overshoot and undershoot specifications apply.
 5. DQ input pulse signal swing into the receiver must meet or exceed $V_{IHL(AC)min}$. $V_{IHL(AC)min}$ is to be achieved on an UI basis when a rising and falling edge occur in the same UI (a valid T_{diPW}).
 6. DQ minimum input pulse width defined at the $V_{CENTDQ,midpoint}$.
 7. DQS-to-DQ Rx mask offset is skew between DQS and DQ within a nibble (x4) or word (x8, x16 [for x16, the upper and lower bytes are treated as separate x8s]) at the SDRAM balls over process, voltage, and temperature.
 8. DQ-to-DQ Rx mask offset is skew between DQs within a nibble (x4) or word (x8, x16) at the SDRAM balls for a given component over process, voltage, and temperature.
 9. Input slew rate over V_{diVW} mask centered at $V_{CENTDQ,midpoint}$. Slowest DQ slew rate to fastest DQ slew rate per transition edge must be within 1.7V/ns of each other.
 10. Input slew rate between V_{diVW} mask edge and $V_{IHL(AC)min}$ points.

The following figure shows the Rx mask relationship to the input timing specifications relative to system t_{DS} and t_{DH} . The classical definition for t_{DS}/t_{DH} required a DQ rising and falling edges to not violate t_{DS} and t_{DH} relative to the DQS strobe at any time; however, with the Rx mask t_{DS} and t_{DH} can shift relative to the DQS strobe provided the input pulse width specification is satisfied and the Rx mask is not violated.

Figure 202: Rx Mask Relative to t_{DS}/t_{DH}


The following figure and table show an example of the worst case Rx mask required if the DQS and DQ pins do not have DRAM controller to DRAM write DQ training. The figure and table show that without DRAM write DQ training, the Rx mask would increase from 0.2UI to essentially 0.54UI. This would also be the minimum t_{DS} and t_{DH} required as well.

Figure 203: Rx Mask Without Write Training

Table 81: Rx Mask and t_{DS}/t_{DH} Without Write Training

DDR4	$V_{IHL(AC)}$ (mV)	TdiPW (UI)	V_{diVW} (mV)	TdiVW (UI)	t_{DQS2DQ} (UI)	t_{DQ2DQ} (UI)	Rx Mask (ps)	t_{DS}/t_{DH} PW@1.25V /ns (ps)	t_{DS}/t_{DH_No} Train (ps)
1600	186	0.58	136	0.2	± 0.17	0.1	125	254	338
1866	186	0.58	136	0.2	± 0.17	0.1	107	202	289
2133	186	0.58	136	0.2	± 0.17	0.1	94	163	253
2400	160	0.58	130	0.2	± 0.17	0.1	83	138	225

Notes: 1. $V_{IHL(AC)}$, V_{diVW} , and $V_{ILH(DC)}$ referenced to $V_{CENTDQ,midpoint}$.

Connectivity Test (CT) Mode Input Levels

Table 82: TEN Input Levels (CMOS)

Parameter	Symbol	Min	Max	Unit	Note
TEN AC input high voltage	$V_{IH(AC)_TEN}$	$0.8 \times V_{DD}$	V_{DD}	V	1
TEN DC input high voltage	$V_{IH(DC)_TEN}$	$0.7 \times V_{DD}$	V_{DD}	V	
TEN DC input low voltage	$V_{IL(DC)_TEN}$	V_{SS}	$0.3 \times V_{DD}$	V	
TEN AC input low voltage	$V_{IL(AC)_TEN}$	V_{SS}	$0.2 \times V_{DD}$	V	2
TEN falling time	t_{F_TEN}	–	10	ns	
TEN rising time	t_{R_TEN}	–	10	ns	

Notes: 1. Overshoot should not exceed the V_{IN} values in the Absolute Maximum Ratings table.
2. Undershoot should not exceed the V_{IN} values in the Absolute Maximum Ratings table.

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Single-Ended Input

Figure 204: T_{EN} Input Slew Rate Definition




Table 83: CT Type-A Input Levels

Parameter	Symbol	Min	Max	Unit	Note
CTipA AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 200$	V_{DD1}^1	V	2, 3
CTipA DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 150$	V_{DD}	V	2, 3
CTipA DC input low voltage	$V_{IL(DC)}$	V_{SS}	$V_{REF} - 150$	V	2, 3
CTipA AC input low voltage	$V_{IL(AC)}$	V_{SS1}^1	$V_{REF} - 200$	V	2, 3
CTipA falling time	t_{F_CTipA}	–	5	ns	2
CTipA rising time	t_{R_CTipA}	–	5	ns	2

Notes: 1. Refer to Overshoot and Undershoot Specifications.

2. CT Type-A inputs: CS_n, BG[1:0], BA[1:0], A[9:0], A10/AP, A11, A12/BC_n, A13, WE_n/A14, CAS_n/A15, RAS_n/A16, CKE, ACT_n, ODT, CLK_t, CLK_C, PAR.

3. $V_{REFCA} = 0.5 \times V_{DD}$.

Figure 205: CT Type-A Input Slew Rate Definition




Table 84: CT Type-B Input Levels

Parameter	Symbol	Min	Max	Unit	Note
CTipB AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 300$	V_{DD1}^1	V	2, 3

8Gb: x4, x8, x16 DDR4 SDRAM

Electrical Characteristics – AC and DC Single-Ended Input

Table 84: CT Type-B Input Levels

Parameter	Symbol	Min	Max	Unit	Note
CTipB DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 200$	V_{DD}	V	2, 3
CTipB DC input low voltage	$V_{IL(DC)}$	V_{SS}	$V_{REF} - 200$	V	2, 3
CTipB AC input low voltage	$V_{IL(AC)}$	V_{SS1}^1	$V_{REF} - 300$	V	2, 3
CTipB falling time	t_{F_CTipB}	–	5	ns	2
CTipB rising time	t_{R_CTipB}	–	5	ns	2

- Notes: 1. Refer to Overshoot and Undershoot Specifications.
2. CT Type-B inputs: DML_n/DBIL_n, DMU_n/DBIU_n and DM_n/DBI_n.
3. V_{REFDQ} should be $0.5 \times V_{DD}$.

Figure 206: CT Type-B Input Slew Rate Definition




Table 85: CT Type-C Input Levels (CMOS)

Parameter	Symbol	Min	Max	Unit	Note
CTipC AC input high voltage	$V_{IH(AC)_CTipC}$	$0.8 \times V_{DD}$	V_{DD1}^1	V	2
CTipC DC input high voltage	$V_{IH(DC)_CTipC}$	$0.7 \times V_{DD}$	V_{DD}	V	2
CTipC DC input low voltage	$V_{IL(DC)_CTipC}$	V_{SS}	$0.3 \times V_{DD}$	V	2
CTipC AC input low voltage	$V_{IL(AC)_CTipC}$	V_{SS1}^1	$0.2 \times V_{DD}$	V	2
CTipC falling time	t_{F_CTipC}	–	10	ns	2
CTipC rising time	t_{R_CTipC}	–	10	ns	2

- Notes: 1. Refer to Overshoot and Undershoot Specifications.
2. CT Type-C inputs: Alert_n.

Figure 207: CT Type-C Input Slew Rate Definition





Table 86: CT Type-D Input Levels

Parameter	Symbol	Min	Max	Unit	Note
CTipD AC input high voltage	$V_{IH(AC)_CTipD}$	$0.8 \times V_{DD}$	V_{DD}	V	4
CTipD DC input high voltage	$V_{IH(DC)_CTipD}$	$0.7 \times V_{DD}$	V_{DD}	V	2
CTipD DC input low voltage	$V_{IL(DC)_CTipD}$	V_{SS}	$0.3 \times V_{DD}$	V	1
CTipD AC input low voltage	$V_{IL(AC)_CTipD}$	V_{SS}	$0.2 \times V_{DD}$	V	5
Rising time	t_{R_RESET}	–	1	μs	3
RESET pulse width - after power-up	$t_{PW_RESET_S}$	1	–	μs	
RESET pulse width - during power-up	$t_{PW_RESET_L}$	200	–	μs	

- Notes:
1. After RESET_n is registered LOW, the RESET_n level must be maintained below $V_{IL(DC)_RESET}$ during t_{PW_RESET} , otherwise, the DRAM may not be reset.
 2. After RESET_n is registered HIGH, the RESET_n level must be maintained above $V_{IH(DC)_RESET}$, otherwise, operation will be uncertain until it is reset by asserting RESET_n signal LOW.
 3. Slope reversal (ring-back) during this level transition from LOW to HIGH should be mitigated as much as possible.
 4. Overshoot should not exceed the V_{IN} values in the Absolute Maximum Ratings table.
 5. Undershoot should not exceed the V_{IN} values in the Absolute Maximum Ratings table.
 6. CT Type-D inputs: RESET_n; same requirements as in normal mode.


Figure 208: CT Type-D Input Slew Rate Definition



Electrical Characteristics – AC and DC Differential Input Measurement Levels

Differential Inputs

Figure 209: Differential AC Swing and “Time Exceeding AC-Level” t_{DVAC}



- Notes: 1. Differential signal rising edge from $V_{IL,diff,max}$ to $V_{IH,diff(AC)min}$ must be monotonic slope.
2. Differential signal falling edge from $V_{IH,diff,min}$ to $V_{IL,diff(AC)max}$ must be monotonic slope.

Table 87: Differential Input Swing Requirements for CK_t, CK_c

Parameter	Symbol	DDR4-1600/1866/ 2133/2400		DDR4-2666/2933		Unit	Notes
		Min	Max	Min	Max		
Differential input high	V_{IHdiff}	0.150	Note 3	TBD	Note 3	V	1
Differential input low	V_{ILdiff}	Note 3	-0.150	Note 3	TBD	V	1
Differential input high (AC)	$V_{IHdiff(AC)}$	2 x ($V_{IH(AC)} - V_{REF}$)	Note 3	2 x ($V_{IH(AC)} - V_{REF}$)	Note 3	V	2
Differential input low (AC)	$V_{ILdiff(AC)}$	Note 3	2 x ($V_{IL(AC)} - V_{REF}$)	Note 3	2 x ($V_{IL(AC)} - V_{REF}$)	V	2

- Notes: 1. Used to define a differential signal slew-rate.
2. For CK_t, CK_c use $V_{IH(AC)}$ and $V_{IL(AC)}$ of ADD/CMD and V_{REFCA} .
3. These values are not defined; however, the differential signals (CK_t, CK_c) need to be within the respective limits, $V_{IH(DC)max}$ and $V_{IL(DC)min}$ for single-ended signals as well as the limitations for overshoot and undershoot.

Table 88: Minimum Time AC Time t_{DVAC} for CK

Slew Rate (V/ns)	t_{DVAC} (ps) at $ V_{IH,diff(AC)} \text{ to } V_{IL,diff(AC)} $	
	200mV	TBDmV
>4.0	120	TBD
4.0	115	TBD
3.0	110	TBD
2.0	105	TBD
1.9	100	TBD
1.6	95	TBD
1.4	90	TBD
1.2	85	TBD
1.0	80	TBD
<1.0	80	TBD


Notes: 1. Below $V_{IL(AC)}$.

Single-Ended Requirements for CK Differential Signals

Each individual component of a differential signal (CK_t, CK_c) has to comply with certain requirements for single-ended signals. CK_t and CK_c have to reach approximately $V_{SEHmin}/V_{SEL,max}$, which are approximately equal to the AC levels $V_{IH(AC)}$ and $V_{IL(AC)}$ for ADD/CMD signals in every half-cycle. The applicable AC levels for ADD/CMD might differ per speed-bin, and so on. For example, if a value other than 100mV is used for ADD/CMD $V_{IH(AC)}$ and $V_{IL(AC)}$ signals, then these AC levels also apply for the single-ended signals CK_t and CK_c.

While ADD/CMD signal requirements are with respect to V_{REFCA} , the single-ended components of differential signals have a requirement with respect to $V_{DD}/2$; this is nominally the same. The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals the requirement to reach $V_{SEL,max}/V_{SEH,min}$ has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Figure 210: Single-Ended Requirements for CK



8Gb: x4, x8, x16 DDR4 SDRAM

Electrical Characteristics – AC and DC Differential Input

Table 89: Single-Ended Requirements for CK

Parameter	Symbol	DDR4-1600/1866/ 2133/2400		DDR4-2666/2933		Unit	Notes
		Min	Max	Min	Max		
Single-ended high level for CK_t, CK_c	V _{SEH}	V _{DD} /2 + 0.100	Note 3	V _{DD} /2 + 0.90	Note 3	V	1, 2
Single-ended low level for CK_t, CK_c	V _{SEL}	Note 3	V _{DD} /2 - 0.100	Note 3	V _{DD} /2 - 0.90	V	1, 2

- Notes: 1. For CK_t, CK_c use V_{IH(AC)} and V_{IL(AC)} of ADD/CMD and V_{REPCA}.
2. ADDR/CMD V_{IH(AC)} and V_{IL(AC)} based on V_{REPCA}.
3. These values are not defined; however, the differential signal (CK_t, CK_c) need to be within the respective limits, V_{IH(DC)max} and V_{IL(DC)min} for single-ended signals as well as the limitations for overshoot and undershoot.


Slew Rate Definitions for CK Differential Input Signals

Table 90: CK Differential Input Slew Rate Definition

Description	Measured		Defined by
	From	To	
Differential input slew rate for rising edge	V _{IL,diff,max}	V _{IH,diff,min}	$ V_{IH,diff,min} - V_{IL,diff,max} / \Delta T_{R,diff}$
Differential input slew rate for falling edge	V _{IH,diff,min}	V _{IL,diff,max}	$ V_{IH,diff,min} - V_{IL,diff,max} / \Delta T_{F,diff}$

- Notes: 1. The differential signal CK_t, CK_c must be monotonic between these thresholds.

Figure 211: Differential Input Slew Rate Definition for CK_t, CK_c



CK Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signal CK_t, CK_c must meet the requirements shown below. The differential input cross point voltage $V_{IX(CK)}$ is measured from the actual cross point of true and complement signals to the midlevel between V_{DD} and V_{SS} .

Figure 212: $V_{IX(CK)}$ Definition




Table 91: Cross Point Voltage For CK Differential Input Signals at DDR4-1600 through DDR4-2400

Parameter	Sym	Input Level	DDR4-1600, 1866, 2133		DDR4-2400	
			Min	Max	Min	Max
Differential input cross point voltage relative to $V_{DD}/2$ for CK_t, CK_c	$V_{IX(CK)}$	$V_{SEH} > V_{DD}/2 + 145\text{mV}$	N/A	120mV	N/A	120mV
		$V_{DD}/2 + 100\text{mV} \leq V_{SEH} \leq V_{DD}/2 + 145\text{mV}$	N/A	$(V_{SEH} - V_{DD}/2) - 25\text{mV}$	N/A	$(V_{SEH} - V_{DD}/2) - 30\text{mV}$
		$V_{DD}/2 - 145\text{mV} \leq V_{SEL} \leq V_{DD}/2 - 100\text{mV}$	$-(V_{DD}/2 - V_{SEL}) + 25\text{mV}$	N/A	$-(V_{DD}/2 - V_{SEL}) + 30\text{mV}$	N/A
		$V_{SEL} \leq V_{DD}/2 - 145\text{mV}$	-120mV	N/A	-110mV	N/A

Table 92: Cross Point Voltage For CK Differential Input Signals at DDR4-2600 through DDR4-2933

Parameter	Sym	Input Level	DDR4-2666		DDR4-2933	
			Min	Max	Min	Max
Differential input cross point voltage relative to $V_{DD}/2$ for CK_t, CK_c	$V_{IX(CK)}$	$V_{SEH} > V_{DD}/2 + 135\text{mV}$	N/A	110mV	N/A	110mV
		$V_{DD}/2 + 90\text{mV} \leq V_{SEH} \leq V_{DD}/2 + 135\text{mV}$	N/A	$(V_{SEH} - V_{DD}/2) - 30\text{mV}$	N/A	$(V_{SEH} - V_{DD}/2) - 30\text{mV}$
		$V_{DD}/2 - 135\text{mV} \leq V_{SEL} \leq V_{DD}/2 - 90\text{mV}$	$-(V_{DD}/2 - V_{SEL}) + 30\text{mV}$	N/A	$-(V_{DD}/2 - V_{SEL}) + 30\text{mV}$	N/A
		$V_{SEL} \leq V_{DD}/2 - 135\text{mV}$	-110mV	N/A	-110mV	N/A

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Differential Input

DQS Differential Input Signal Definition and Swing Requirements

Figure 213: Differential Input Signal Definition for DQS_t, DQS_c




Table 93: DDR4-1600 through DDR4-2400 Differential Input Swing Requirements for DQS_t, DQS_c

Parameter	Symbol	DDR4-1600, 1866, 2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max		
Peak differential input high voltage	$V_{IH,diff,peak}$	186	V_{DDQ}	160	V_{DDQ}	mV	1, 2
Peak differential input low voltage	$V_{IL,diff,peak}$	V_{SSQ}	-186	V_{SSQ}	-160	mV	1, 2

- Notes: 1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
2. Minimum value point is used to determine differential signal slew-rate.

Table 94: DDR4-2633 through DDR4-3200 Differential Input Swing Requirements for DQS_t, DQS_c

Parameter	Symbol	DDR4-2666		DDR4-2933		Unit	Notes
		Min	Max	Min	Max		
Peak differential input high voltage	$V_{IH,diff,peak}$	150	V_{DDQ}	145	V_{DDQ}	mV	1, 2
Peak differential input low voltage	$V_{IL,diff,peak}$	V_{SSQ}	-150	V_{SSQ}	-145	mV	1, 2

- Notes: 1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
2. Minimum value point is used to determine differential signal slew-rate.


The peak voltage of the DQS signals are calculated using the following equations:

$$V_{IH,dif,Peak} \text{ voltage} = \text{MAX}(f_t)$$

$$V_{IL,dif,Peak} \text{ voltage} = \text{MIN}(f_t)$$

$$(f_t) = \text{DQS}_t, \text{DQS}_c.$$

Figure 214: DQS_t, DQS_c Input Peak Voltage Calculation



DQS Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of the differential input signals, DQS_t and DQS_c, must meet the requirements shown below. The differential input cross point voltage, $V_{IX(DQS)}$, is measured from the actual cross point of true and complement signals to the $V_{DQSmidpoint}$, which is similar to $V_{CENT(midpoint)}$ when DQS path impedances are same as DQS.


Figure 215: V_{IXDQS} Definition


Table 95: Cross Point Voltage For Differential Input Signals DQS

Parameter	Symbol	DDR4-1600, 1866, 2133, 2400, 2666, 2933		Unit	Notes
		Min	Max		
DQS differential input cross point voltage	$V_{IX,DQS,ratio}$	–	25	%	1, 2

- Notes: 1. The base level of $V_{IX,DQS,FR/RF}$ is V_{REFDQ} that is the internal setting value that was determined by V_{REF} training.
2. $MIN(f_t) = V_{IL,diff,peak}$
3. $MAX(f_t) = V_{IH,diff,peak}$

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Differential Input

4. $V_{IX_DQS,FR} = \text{MIN}(f_t) \times V_{IX_DQS,ratio}$
5. $V_{IX_DQS,RF} = \text{MAX}(f_t) \times V_{IX_DQS,ratio}$

Slew Rate Definitions for DQS Differential Input Signals

Table 96: DQS Differential Input Slew Rate Definition

Description	Measured		Defined by
	From	To	
Differential input slew rate for rising edge	$V_{IL,diff,DQS}$	$V_{IH,diff,DQS}$	$ V_{IH,diff,DQS} - V_{IL,diff,DQS} / \Delta T_{R,diff}$
Differential input slew rate for falling edge	$V_{IH,diff,DQS}$	$V_{IL,diff,DQS}$	$ V_{IH,diff,DQS} - V_{IL,diff,DQS} / \Delta T_{F,diff}$

Notes: 1. The differential signal DQS_t, DQS_c must be monotonic between these thresholds.

Figure 216: Differential Input Slew Rate and Input Level Definition for DQS_t, DQS_c




Table 97: DDR4-1600 through DDR4-2400 Differential Input Slew Rate and Input Levels for DQS_t, DQS_c

Parameter	Symbol	DDR4-1600, 1866, 2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max		
Peak differential input high voltage	$V_{IH,diff,peak}$	186	V_{DDQ}	160	V_{DDQ}	mV	1
Differential input high voltage	$V_{IH,diff,DQS}$	136	–	130	–	mV	2, 3
Differential input low voltage	$V_{IL,diff,DQS}$	–	–136	–	–130	mV	2, 3
Peak differential input low voltage	$V_{IL,diff,peak}$	V_{SSQ}	–186	V_{SSQ}	–160	mV	1
DQS differential input slew rate	SRI_{diff}	3.0	18	3.0	18	mV	4, 5

- Notes: 1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
2. Differential signal rising edge from $V_{IL,diff,DQS}$ to $V_{IH,diff,DQS}$ must be monotonic slope.
3. Differential signal falling edge from $V_{IH,diff,DQS}$ to $V_{IL,diff,DQS}$ must be monotonic slope.
4. Differential input slew rate for rising edge from $V_{IL,diff,DQS}$ to $V_{IH,diff,DQS}$ is defined by $|V_{IL,diff,min} - V_{IH,diff,max}| / \Delta T_{R,diff}$.
5. Differential input slew rate for falling edge from $V_{IH,diff,DQS}$ to $V_{IL,diff,DQS}$ is defined by $|V_{IL,diff,min} - V_{IH,diff,max}| / \Delta T_{F,diff}$.

8Gb: x4, x8, x16 DDR4 SDRAM

Electrical Characteristics – AC and DC Differential Input

Table 98: DDR4-1600 through DDR4-2400 Differential Input Swing Requirements for DQS_t, DQS_c

Parameter	Symbol	DDR4-2666		DDR4-2933		Unit	Notes
		Min	Max	Min	Max		
Peak differential input high voltage	$V_{IH,diff,peak}$	150	V_{DDQ}	145	V_{DDQ}	mV	1
Differential input high voltage	$V_{IH,diff,DQS}$	120	–	115	–	mV	2, 3
Differential input low voltage	$V_{IL,diff,DQS}$	–	–120	–	–115	mV	2, 3
Peak differential input low voltage	$V_{IL,diff,peak}$	V_{SSQ}	–150	V_{SSQ}	–145	mV	1
DQS differential input slew rate	SRI_{diff}	3.0	18	3.0	18	V/ns	4, 5

- Notes: 1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
2. Differential signal rising edge from $V_{IL,diff,DQS}$ to $V_{IH,diff,DQS}$ must be monotonic slope.
3. Differential signal falling edge from $V_{IH,diff,DQS}$ to $V_{IL,diff,DQS}$ must be monotonic slope.
4. Differential input slew rate for rising edge from $V_{IL,diff,DQS}$ to $V_{IH,diff,DQS}$ is defined by $|V_{IL,diff,min} - V_{IH,diff,max}|/\Delta T_{Rdiff}$.
5. Differential input slew rate for falling edge from $V_{IH,diff,DQS}$ to $V_{IL,diff,DQS}$ is defined by $|V_{IL,diff,min} - V_{IH,diff,max}|/\Delta T_{Fdiff}$.


Electrical Characteristics – Overshoot and Undershoot Specifications

Address, Command, and Control Overshoot and Undershoot Specifications

Table 99: ADDR, CMD, CNTL Overshoot and Undershoot/Specifications

Description	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	Unit
Address and control pins (A[17:0], BG[1:0], BA[1:0], CS_n, RAS_n, CAS_n, WE_n, CKE, ODT, C2-0)						
Area A: Maximum peak amplitude above V_{DD} absolute MAX	0.06	0.06	0.06	0.06	TBD	V
Area B: Amplitude allowed between V_{DD} and V_{DD} absolute MAX	0.24	0.24	0.24	0.24	TBD	V
Area C: Maximum peak amplitude allowed for undershoot below V_{SS}	0.30	0.30	0.30	0.30	TBD	V
Area A maximum overshoot area per 1^tCK	0.0083	0.0071	0.0062	0.0055	TBD	V/ns
Area B maximum overshoot area per 1^tCK	0.2550	0.2185	0.1914	0.1699	TBD	V/ns
Area C maximum overshoot area per 1^tCK	0.2644	0.2265	0.1984	0.1762	TBD	V/ns

Figure 217: ADDR, CMD, CNTL Overshoot and Undershoot Definition




Clock Overshoot and Undershoot Specifications

Table 100: CK Overshoot and Undershoot/Specifications

Description	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	Unit
CK_t, CK_C						
Area A: Maximum peak amplitude above V_{DD} absolute MAX	0.06	0.06	0.06	0.06	TBD	V
Area B: Amplitude allowed between V_{DD} and V_{DD} absolute MAX	0.24	0.24	0.24	0.24	TBD	V
Area C: Maximum peak amplitude allowed for undershoot below V_{SS}	0.30	0.30	0.30	0.30	TBD	V
Area A maximum overshoot area per 1UI	0.0038	0.0032	0.0028	0.0025	TBD	V/ns
Area B maximum overshoot area per 1UI	0.1125	0.0964	0.0844	0.0750	TBD	V/ns
Area C maximum overshoot area per 1UI	0.1144	0.0980	0.0858	0.0762	TBD	V/ns

Figure 218: CK Overshoot and Undershoot Definition




8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Output Measurement

Data, Strobe, and Mask Overshoot and Undershoot Specifications

Table 101: Data, Strobe, and Mask Overshoot and Undershoot/Specifications

Description	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	Unit
Data, Strobe, and Mask						
Area A: Maximum peak amplitude above V_{DD} absolute MAX	0.16	0.16	0.16	0.16	TBD	V
Area B: Amplitude allowed between V_{DD} and V_{DD} absolute MAX	0.24	0.24	0.24	0.24	TBD	V
Area C: Maximum peak amplitude allowed for undershoot below V_{SS}	0.30	0.30	0.30	0.30	TBD	V
Area D: Maximum peak amplitude below V_{SSQ} absolute MAX	0.10	0.10	0.10	0.10	TBD	V
Area A maximum overshoot area per 1UI	0.0150	0.0129	0.0113	0.0100	TBD	V/ns
Area B maximum overshoot area per 1UI	0.1050	0.0900	0.0788	0.0700	TBD	V/ns
Area C maximum overshoot area per 1UI	0.1050	0.0900	0.0788	0.0700	TBD	V/ns
Area D maximum overshoot area per 1UI	0.1050	0.0129	0.0113	0.0100	TBD	V/ns

Figure 219: Data, Strobe, and Mask Overshoot and Undershoot Specifications



Electrical Characteristics – AC and DC Output Measurement Levels

Single-Ended Outputs

Table 102: Single-Ended Output Levels

Parameter	Symbol	DDR4-1600 to DDR4-2933	Unit
DC output high measurement level (for IV curve linearity)	$V_{OH(DC)}$	$1.1 \times V_{DDQ}$	V
DC output mid measurement level (for IV curve linearity)	$V_{OM(DC)}$	$0.8 \times V_{DDQ}$	V
DC output low measurement level (for IV curve linearity)	$V_{OL(DC)}$	$0.5 \times V_{DDQ}$	V
AC output high measurement level (for output slew rate)	$V_{OH(AC)}$	$(0.7 + 0.15) \times V_{DDQ}$	V
AC output low measurement level (for output slew rate)	$V_{OL(AC)}$	$(0.7 - 0.15) \times V_{DDQ}$	V

Notes: 1. The swing of $\pm 0.15 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of $R_{ZQ}/7$ and an effective test load of 50Ω to $V_{TT} = V_{DDQ}$.


8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Output Measurement

Using the same reference load used for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single-ended signals.

Table 103: Single-Ended Output Slew Rate Definition

Description	Measured		Defined by
	From	To	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$ V_{OH(AC)} - V_{OL(AC)} /\Delta TR_{SE}$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$ V_{OH(AC)} - V_{OL(AC)} /\Delta TF_{SE}$

Figure 220: Single-ended Output Slew Rate Definition



8Gb: x4, x8, x16 DDR4 SDRAM

Electrical Characteristics – AC and DC Output Measurement

Table 104: Single-Ended Output Slew Rate

For $R_{ON} = R_{ZQ}/7$

Parameter	Symbol	DDR4-1333/ 1866/2133/ 2400		DDR4-2666		DDR4-2933		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Single-ended output slew rate	SR_{QSE}	4	9	4	9	4	9	V/ns	1, 2

Notes: 1. SR = slew rate; Q = query output; se = single-ended signals.

2. In two cases a maximum slew rate of 12V/ns applies for a single DQ signal within a byte lane:

- Case 1 is defined for a single DQ signal within a byte lane that is switching into a certain direction (either from HIGH-to-LOW or LOW-to-HIGH) while all remaining DQ signals in the same byte lane are static (they stay at either HIGH or LOW).
- Case 2 is defined for a single DQ signal within a byte lane that is switching into a certain direction (either from HIGH-to-LOW or LOW-to-HIGH) while all remaining DQ signals in the same byte lane are switching into the opposite direction (from LOW-to-HIGH or HIGH-to-LOW, respectively). For the remaining DQ signal switching into the opposite direction, the standard maximum limit of 9 V/ns applies.

Differential Outputs

Table 105: Differential Output Levels


Parameter	Symbol	DDR4-1600 to DDR4-2933	Unit
AC differential output high measurement level (for output slew rate)	$V_{OH,diff(AC)}$	$0.3 \times V_{DDQ}$	V
AC differential output low measurement level (for output slew rate)	$V_{OL,diff(AC)}$	$-0.3 \times V_{DDQ}$	V

Notes: 1. The swing of $\pm 0.3 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of $R_{ZQ}/7$ and an effective test load of 50Ω to $V_{TT} = V_{DDQ}$ at each differential output.

Using the same reference load used for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL,diff(AC)}$ and $V_{OH,diff(AC)}$ for single-ended signals.

Table 106: Differential Output Slew Rate Definition

Description	Measured		Defined by
	From	To	
Differential output slew rate for rising edge	$V_{OL,diff(AC)}$	$V_{OH,diff(AC)}$	$ V_{OH,diff(AC)} - V_{OL,diff(AC)} /\Delta T_{R,diff}$
Differential output slew rate for falling edge	$V_{OH,diff(AC)}$	$V_{OL,diff(AC)}$	$ V_{OH,diff(AC)} - V_{OL,diff(AC)} /\Delta T_{F,diff}$

Figure 221: Differential Output Slew Rate Definition

Table 107: Differential Output Slew Rate

For $R_{ON} = R_{ZQ}/7$

Parameter	Symbol	DDR4-1333/ 1866/2133/ 2400		DDR4-2666		DDR4-2933		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Differential output slew rate	SRQ_{diff}	8	18	8	18	8	18	V/ns	1, 2


Notes: 1. SR = slew rate; Q = query output; diff = differential signals.

Reference Load for AC Timing and Output Slew Rate

The effective reference load of 50Ω to $V_{TT} = V_{DDQ}$ and driver impedance of $R_{ZQ}/7$ for each output was used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Output Measurement

Figure 222: Reference Load For AC Timing and Output Slew Rate



Connectivity Test Mode Output Levels

Table 108: Connectivity Test Mode Output Levels

Parameter	Symbol	DDR4-1600 to DDR4-2933	Unit
DC output high measurement level (for IV curve linearity)	$V_{OH(DC)}$	$1.1 \times V_{DDQ}$	V
DC output mid measurement level (for IV curve linearity)	$V_{OM(DC)}$	$0.8 \times V_{DDQ}$	V
DC output low measurement level (for IV curve linearity)	$V_{OL(DC)}$	$0.5 \times V_{DDQ}$	V
DC output below measurement level (for IV curve linearity)	$V_{OB(DC)}$	$0.2 \times V_{DDQ}$	V
AC output high measurement level (for IV curve linearity)	$V_{OH(AC)}$	$V_{TT} + (0.1 \times V_{DDQ})$	V
AC output low measurement level (for IV curve linearity)	$V_{OL(AC)}$	$V_{TT} - (0.1 \times V_{DDQ})$	V

Notes: 1. Driver impedance of RZQ/7 and an effective test load of 50Ω to $V_{TT} = V_{DDQ}$.

Figure 223: Connectivity Test Mode Reference Test Load





Figure 224: Connectivity Test Mode Output Slew Rate Definition

Table 109: Connectivity Test Mode Output Slew Rate


Parameter	Symbol	DDR4-1866/ 2133/2400		DDR4-2666		DDR4-2933		Unit
		Min	Max	Min	Max	Min	Max	
Output signal falling time	TF_output_CT	–	10	–	10	–	10	ns/V
Output signal rising time	TR_output_CT	–	10	–	10	–	10	ns/V

Electrical Characteristics – AC and DC Output Driver Characteristics

Output Driver Electrical Characteristics

The DDR4 driver supports two R_{ON} values. These R_{ON} values are referred to as strong mode (low R_{ON} : 34Ω) and weak mode (high R_{ON} : 48Ω). A functional representation of the output buffer is shown in the figure below.

Figure 225: Output Driver: Definition of Voltages and Currents



The output driver impedance, R_{ON} , is determined by the value of the external reference resistor R_{ZQ} as follows: $R_{ON(34)} = R_{ZQ}/7$, or $R_{ON(48)} = R_{ZQ}/5$. This provides either a nominal $34.3\Omega \pm 10\%$ or $48\Omega \pm 10\%$ with nominal $R_{ZQ} = 240\Omega$.

The individual pull-up and pull-down resistors (R_{ONPU} and R_{ONPD}) are defined as follows:

R_{ONPU} when R_{ONPD} is off:

$$R_{ONPU} = \frac{V_{DDQ} - V_{OUT}}{|I_{OUT}|}$$

R_{ONPD} when R_{ONPU} is off:

$$R_{ONPD} = \frac{V_{OUT}}{|I_{OUT}|}$$

8Gb: x4, x8, x16 DDR4 SDRAM

Electrical Characteristics – AC and DC Output Driver Charac-

Table 110: Strong Mode (34Ω) Output Driver Electrical Characteristics

Assumes RZQ = 240Ω; Entire operating temperature range after proper ZQ calibration

R _{ON,nom}	Resistor	V _{OUT}	Min	Nom	Max	Unit	Notes
34Ω	R _{ON34PD}	V _{OL(DC)} = 0.5 × V _{DDQ}	0.8	1.0	1.1	R _{ZQ} /7	1, 2, 3
		V _{OM(DC)} = 0.8 × V _{DDQ}	0.9	1.0	1.1	R _{ZQ} /7	1, 2, 3
		V _{OH(DC)} = 1.1 × V _{DDQ}	0.9	1.0	1.25	R _{ZQ} /7	1, 2, 3
	R _{ON34PU}	V _{OL(DC)} = 0.5 × V _{DDQ}	0.9	1.0	1.25	R _{ZQ} /7	1, 2, 3
		V _{OM(DC)} = 0.8 × V _{DDQ}	0.9	1.0	1.1	R _{ZQ} /7	1, 2, 3
		V _{OH(DC)} = 1.1 × V _{DDQ}	0.8	1.0	1.1	R _{ZQ} /7	1, 2, 3
Mismatch between DQ to DQ within byte variation pull-up, MM _{pUdd}		V _{OM(DC)} = 0.8 × V _{DDQ}	−10	−	10	%	1, 2, 3, 4, 5
Mismatch between DQ to DQ within byte variation pull-down, MM _{pUdd}		V _{OM(DC)} = 0.8 × V _{DDQ}	−	−	10	%	1, 2, 3, 4, 6, 7
Mismatch between pull-up and pull-down, MM _{pUdd}		V _{OM(DC)} = 0.8 × V _{DDQ}	−	−	10	%	1, 2, 3, 4, 6, 7

- Notes: 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
2. The tolerance limits are specified under the condition that V_{DDQ} = V_{DD} and that V_{SSQ} = V_{SS}.
3. Micron recommends calibrating pull-down and pull-up output driver impedances at 0.8 × V_{DDQ}. Other calibration schemes may be used to achieve the linearity specification shown above; for example, calibration at 0.5 × V_{DDQ} and 1.1 V_{DDQ}.
4. DQ-to-DQ mismatch within byte variation for a given component including DQS_t and DQS_c (characterized).
5. Measurement definition for mismatch between pull-up and pull-down, MM_{P_{UPD}}: Measure both R_{ONPU} and R_{ONPD} at 0.8 × V_{DDQ} separately; R_{ON,nom} is the nominal R_{ON} value:

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON,nom}} \times 100$$

6. R_{ON} variance range ratio to R_{ON} nominal value in a given component, including DQS_t and DQS_c:

$$MM_{PUDD} = \frac{R_{ONPU,max} - R_{ONPU,min}}{R_{ON,nom}} \times 100$$

$$MM_{PDDD} = \frac{R_{ONPD,max} - R_{ONPD,min}}{R_{ON,nom}} \times 100$$

7. The lower and upper bytes of a x16 are each treated on a per byte basis.

8Gb: x4, x8, x16 DDR4 SDRAM

Electrical Characteristics – AC and DC Output Driver Charac-

Table 111: Weak Mode (48Ω) Output Driver Electrical Characteristics

Assumes RZQ = 240Ω; Entire operating temperature range after proper ZQ calibration

R _{ON,nom}	Resistor	V _{OUT}	Min	Nom	Max	Unit	Notes
48Ω	R _{ON34PD}	V _{OL(DC)} = 0.5 × V _{DDQ}	0.8	1.0	1.1	R _{ZQ} /7	1, 2, 3
		V _{OM(DC)} = 0.8 × V _{DDQ}	0.9	1.0	1.1	R _{ZQ} /7	1, 2, 3
		V _{OH(DC)} = 1.1 × V _{DDQ}	0.9	1.0	1.25	R _{ZQ} /7	1, 2, 3
	R _{ON34PU}	V _{OL(DC)} = 0.5 × V _{DDQ}	0.9	1.0	1.25	R _{ZQ} /7	1, 2, 3
		V _{OM(DC)} = 0.8 × V _{DDQ}	0.9	1.0	1.1	R _{ZQ} /7	1, 2, 3
		V _{OH(DC)} = 1.1 × V _{DDQ}	0.8	1.0	1.1	R _{ZQ} /7	1, 2, 3
Mismatch between DQ to DQ within byte variation pull-up, MM _{pUdd}		V _{OM(DC)} = 0.8 × V _{DDQ}	−10	−	10	%	1, 2, 3, 4, 5
Mismatch between DQ to DQ within byte variation pull-down, MM _{pUdd}		V _{OM(DC)} = 0.8 × V _{DDQ}	−	−	10	%	1, 2, 3, 4, 6, 7
Mismatch between pull-up and pull-down, MM _{pUdd}		V _{OM(DC)} = 0.8 × V _{DDQ}	−	−	10	%	1, 2, 3, 4, 6, 7

- Notes: 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
2. The tolerance limits are specified under the condition that V_{DDQ} = V_{DD} and that V_{SSQ} = V_{SS}.
3. Micron recommends calibrating pull-down and pull-up output driver impedances at 0.8 × V_{DDQ}. Other calibration schemes may be used to achieve the linearity specification shown above; for example, calibration at 0.5 × V_{DDQ} and 1.1 V_{DDQ}.
4. DQ-to-DQ mismatch within byte variation for a given component including DQS_t and DQS_c (characterized).
5. Measurement definition for mismatch between pull-up and pull-down, MM_{P_{UDD}}: Measure both R_{ONPU} and R_{ONPD} at 0.8 × V_{DDQ} separately; R_{ON,nom} is the nominal R_{ON} value:

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON,nom}} \times 100$$

6. R_{ON} variance range ratio to R_{ON} nominal value in a given component, including DQS_t and DQS_c:

$$MM_{PUDD} = \frac{R_{ONPU,max} - R_{ONPU,min}}{R_{ON,nom}} \times 100$$

$$MM_{PDDD} = \frac{R_{ONPD,max} - R_{ONPD,min}}{R_{ON,nom}} \times 100$$

7. The lower and upper bytes of a x16 are each treated on a per byte basis.

Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the equations and tables below.

$$\Delta T = T - T(@\text{calibration}); \Delta V = V_{DDQ} - V_{DDQ}(@ \text{calibration}); V_{DD} = V_{DDQ}$$

Table 112: Output Driver Sensitivity Definitions

Symbol	Min	Max	Unit
$R_{ONPU}@V_{OH(DC)}$	$0.6 - dR_{ONdTH} \times \Delta T - dR_{ONdVH} \times \Delta V $	$1.1 - dR_{ONdTH} \times \Delta T + dR_{ONdVH} \times \Delta V $	$R_{ZQ}/6$
$R_{ON}@V_{OM(DC)}$	$0.9 - dR_{ONdTM} \times \Delta T - dR_{ONdVM} \times \Delta V $	$1.1 + dR_{ONdTM} \times \Delta T + dR_{ONdVM} \times \Delta V $	$R_{ZQ}/6$
$R_{ONPU}@V_{OL(DC)}$	$0.6 - dR_{ONdTL} \times \Delta T - dR_{ONdVL} \times \Delta V $	$1.1 + dR_{ONdTL} \times \Delta T + dR_{ONdVL} \times \Delta V $	$R_{ZQ}/6$


Table 113: Differential Output Slew Rate Definition

Symbol	Voltage and Temperature Range		Unit
	Min	Max	
dR_{ONdTM}	0	1.5	%/°C
dR_{ONdVM}	0	0.15	%/mV
dR_{ONdTL}	0	1.5	%/°C
dR_{ONdVL}	0	0.15	%/mV
dR_{ONdTH}	0	1.5	%/°C
dR_{ONdVM}	0	0.15	%/mV

Alert Driver

A functional representation of the alert output buffer is shown in the figure below. Output driver impedance, R_{ON} , is defined as follows.

Figure 226: Alert Driver



R_{ONPD} when R_{ONPU} is off:

$$R_{ONPD} = \frac{V_{OUT}}{|I_{OUT}|}$$

8Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – On-Die Termination Characteris-

Table 114: Alert Driver Voltage

$R_{ON,nom}$	Register	V_{OUT}	Min	Nom	Max	Unit
N/A	RONPD	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.3	N/A	1.2	$R_{ZQ}/7$
		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.4	N/A	1.12	$R_{ZQ}/7$
		$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.4	N/A	1.4	$R_{ZQ}/7$

Notes: 1. V_{DDQ} voltage is at $V_{DDQ(DC)}$.

Electrical Characteristics – On-Die Termination Characteristics

ODT Levels and I-V Characteristics

On-die termination (ODT) effective resistance settings are defined and can be selected by any or all of the following options:


- MR1[10:8] ($R_{TT(NOM)}$): Disable, 240 ohms, 120 ohms, 80 ohms, 60 ohms, 48 ohms, 40 ohms, and 34 ohms.
- MR2[11:9] ($R_{TT(WR)}$): Disable, 240 ohms, 120 ohms, and 80 ohms.
- MR5[8:6] ($R_{TT(Park)}$): Disable, 240 ohms, 120 ohms, 80 ohms, 60 ohms, 48 ohms, 40 ohms, and 34 ohms.

ODT is applied to the following inputs:

- x4: DQ, DM_n, DQS_t, and DQS_c inputs.
- x8: DQ, DM_n, DQS_t, DQS_c, TDQS_t, and TDQS_c inputs.
- x16: DQ, LDM_n, UDM_n, LDQS_t, LDQS_c, UDQS_t, and UDQS_c inputs.

A functional representation of ODT is shown in the figure below.

Figure 227: ODT Definition of Voltages and Currents



8Gb: x4, x8, x16 DDR4 SDRAM

Electrical Characteristics – On-Die Termination Characteris-

Table 115: ODT DC Characteristics

R_{TT}	V_{OUT}	Min	Nom	Max	Unit	Notes
240 Ω	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	R_{ZQ}	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	R_{ZQ}	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	R_{ZQ}	1, 2, 3
120 Ω	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	$R_{ZQ}/2$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	$R_{ZQ}/2$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	$R_{ZQ}/2$	1, 2, 3
80 Ω	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	$R_{ZQ}/3$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	$R_{ZQ}/3$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	$R_{ZQ}/3$	1, 2, 3
60 Ω	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	$R_{ZQ}/4$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	$R_{ZQ}/4$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	$R_{ZQ}/4$	1, 2, 3
48 Ω	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	$R_{ZQ}/5$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	$R_{ZQ}/5$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	$R_{ZQ}/5$	1, 2, 3
40 Ω	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	$R_{ZQ}/6$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	$R_{ZQ}/6$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	$R_{ZQ}/6$	1, 2, 3
34 Ω	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	$R_{ZQ}/7$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	$R_{ZQ}/7$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	$R_{ZQ}/7$	1, 2, 3
DQ to DQ within byte	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0	–	10	%	1, 2, 3, 4, 5, 6

- Notes: 1. The tolerance limits are specified after calibration to 240 Ω \pm 1% resistor with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see ODT Temperature and Voltage Sensitivity.
2. Micron recommends calibrating pull-up ODT resistors at $0.8 \times V_{DDQ}$. Other calibration schemes may be used to achieve the linearity specification shown here.
3. The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and $V_{SSQ} = V_{SS}$.
4. The DQ-to-DQ mismatch within byte variation for a given component including DQS_t and DQS_c.
5. R_{TT} variance range ratio to R_{TT} nominal value in a given component, including DQS_t and DQS_c.

$$\text{DQ-to-DQ mismatch} = \frac{R_{TT(\text{MAX})} - R_{TT(\text{MIN})}}{R_{TT(\text{NOM})}} \times 100$$

6. DQ-to-DQ mismatch for a x16 device is treated as two separate bytes.

ODT Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the following equations and tables.

$$\Delta T = T - T(\text{@calibration}); \Delta V = V_{DDQ} - V_{DDQ}(\text{@calibration}); V_{DD} = V_{DDQ}$$

Table 116: Output Sensitivity Definitions


Symbol	Min	Max	Unit
$R_{TT@}$	$0.9 - dR_{ONdT} \times \Delta T - dR_{ONdV} \times \Delta V $	$1.6 + dR_{TTdTH} \times \Delta T + dR_{TTdVH} \times \Delta V $	R_{ZO}/n

Table 117: ODT Voltage and Temperature Sensitivity

Symbol	Voltage and Temperature Range		Unit
	Min	Max	
dR_{TTdT}	0	1.5	%/°C
dR_{TTdV}	0	0.15	%/mV

ODT Timing Definitions

The reference load for ODT timings is different than the reference load used for timing measurements.

Figure 228: ODT Timing Reference Load


ODT Timing Definitions and Waveforms

Definitions for t_{ADC} , t_{AONAS} , and t_{AOFAS} are provided in Table 118 and shown in Figure 229 and Figure 231. Measurement reference settings are provided in the subsequent Table 5.

The t_{ADC} for the dynamic ODT case and read disable ODT cases are represented by t_{ADC} of Direct ODT Control case.

Table 118: ODT Timing Definitions

Parameter	Begin Point Definition	End Point Definition	Figure
t_{ADC}	Rising edge of CK_t, CK_c defined by the end point of DODTLoff	Extrapolated point at $V_{RTT,nom}$	Figure 229
	Rising edge of CK_t, CK_c defined by the end point of DODTLon	Extrapolated point at V_{SSQ}	Figure 229
	Rising edge of CK_t, CK_c defined by the end point of ODTLc	Extrapolated point at $V_{RTT,nom}$	Figure 230
	Rising edge of CK_t, CK_c defined by the end point of ODTLcwn4 or ODTLcwn8	Extrapolated point at V_{SSQ}	Figure 230
t_{AONAS}	Rising edge of CK_t, CK_c with ODT being first registered HIGH	Extrapolated point at V_{SSQ}	Figure 231
t_{AOFAS}	Rising edge of CK_t, CK_c with ODT being first registered LOW	Extrapolated point at $V_{RTT,nom}$	Figure 231

Table 119: Reference Settings for ODT Timing Measurements

Measure Parameter	$R_{TT(Park)}$	$R_{TT(NOM)}$	$R_{TT(WR)}$	VSW1	VSW2	Note
t_{ADC}	Disable	$R_{ZQ}/7$ (34 Ω)	–	0.20V	0.40V	1, 2, 4
	–	$R_{ZQ}/7$ (34 Ω)	High-Z	0.20V	0.40V	1, 3, 5
t_{AONAS}	Disable	$R_{ZQ}/7$ (34 Ω)	–	0.20V	0.40V	1, 2, 6
t_{AOFAS}	Disable	$R_{ZQ}/7$ (34 Ω)	–	0.20V	0.40V	1, 2, 6

- Notes: 1. MR settings are as follows: MR1 has A10 = 1, A9 = 1, A8 = 1 for $R_{TT(NOM)}$ setting; MR5 has A8 = 0, A7 = 0, A6 = 0 for $R_{TT(Park)}$ setting; and MR2 has A11 = 0, A10 = 1, A9 = 1 for $R_{TT(WR)}$ setting.
2. ODT state change is controlled by ODT pin.
3. ODT state change is controlled by a WRITE command.
4. Refer to Figure 229.
5. Refer to Figure 230.
6. Refer to Figure 231.




Figure 229: t_{ADC} Definition with Direct ODT Control


Figure 230: t_{ADC} Definition with Dynamic ODT Control

Figure 231: t_{AOFAS} and t_{AONAS} Definitions


DRAM Package Electrical Specifications

Table 120: DRAM Package Electrical Specifications for x4 and x8 Devices

Parameter		Symbol	1866		2133, 2400		2666		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Input/output	Zpkg	Z_{IO}	45	85	45	85	TBD	TBD	ohm	1, 2, 4
	Package delay	T_{dIO}	14	42	14	42	TBD	TBD	ps	1, 3, 4
	Lpkg	L_{IO}	–	3.3	–	3.3	TBD	TBD	nH	
	Cpkg	C_{IO}	–	0.78	–	0.78	TBD	TBD	pF	
DQS_t, DQS_c	Zpkg	$Z_{IO\ DQS}$	45	85	45	85	TBD	TBD	ohm	1, 2
	Package delay	$T_{dIO\ DQS}$	14	42	14	42	TBD	TBD	ps	1, 3
	Delta Zpkg	$DZ_{IO\ DQ}$	–	10	–	10	TBD	TBD	ohm	1, 2, 6
	Delta delay	$DT_{dIO\ DQ}$	–	5	–	5	TBD	TBD	ps	1, 3, 6
	Lpkg	$L_{IO\ DQS}$	–	3.3	–	3.3	TBD	TBD	nH	
	Cpkg	$C_{IO\ DQS}$	–	0.78	–	0.78	TBD	TBD	pF	
Input CTRL pins	Zpkg	$Z_{I\ CTRL}$	50	90	50	90	TBD	TBD	ohm	1, 2, 8
	Package delay	$T_{dI\ CTRL}$	14	42	14	42	TBD	TBD	ps	1, 3, 8
	Lpkg	$L_{I\ CTRL}$	–	3.4	–	3.4	TBD	TBD	nH	
	Cpkg	$C_{I\ CTRL}$	–	0.7	–	0.7	TBD	TBD	pF	
Input CMD ADD pins	Zpkg	$Z_{I\ ADD\ CMD}$	50	90	50	90	TBD	TBD	ohm	1, 2, 7
	Package delay	$T_{dI\ ADD\ CMD}$	14	45	14	45	TBD	TBD	ps	1, 3, 7
	Lpkg	$L_{I\ ADD\ CMD}$	–	3.6	–	3.6	TBD	TBD	nH	
	Cpkg	$C_{I\ ADD\ CMD}$	–	0.74	–	0.74	TBD	TBD	pF	
CK_t, CK_c	Zpkg	Z_{CK}	50	90	50	90	TBD	TBD	ohm	1, 2
	Package delay	T_{dCK}	14	42	14	42	TBD	TBD	ps	1, 3
	Delta Zpkg	DZ_{DCK}	–	10	–	10	TBD	TBD	ohm	1, 2, 5
	Delta delay	DT_{dDCK}	–	5	–	5	TBD	TBD	ps	1, 3, 5
	Lpkg	$L_{I\ CLK}$	–	3.4	–	3.4	TBD	TBD	nH	
	Cpkg	$C_{I\ CLK}$	–	0.7	–	0.7	TBD	TBD	pF	
ZQ Zpkg		$Z_{O\ ZQ}$	40	100	40	100	TBD	TBD	ohm	1, 2
ZQ delay		$T_{dO\ ZQ}$	20	55	20	55	TBD	TBD	ps	1, 2
ALERT Zpkg		$Z_{O\ ALERT}$	40	100	40	100	TBD	TBD	ohm	1, 2
ALERT delay		$T_{dO\ ALERT}$	20	55	20	55	TBD	TBD	ps	1, 3

- Notes: 1. The package parasitic (L and C) are validated using package only samples. The capacitance is measured with V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} shorted with all other signal pins floating. The inductance is measured with V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} shorted and all other signal pins shorted at the die, not pin, side.
2. Package-only impedance (Zpkg) is calculated based on the Lpkg and Cpkg total for a given pin where: Zpkg (total per pin) = $\text{SQRT}(\text{Lpkg}/\text{Cpkg})$.
3. Package-only delay (Tpkg) is calculated based on Lpkg and Cpkg total for a given pin where: Tdpgk (total per pin) = $\text{SQRT}(\text{Lpkg} \times \text{Cpkg})$.
4. Z_{IO} and T_{dIO} apply to DQ, DM, DQS_c, DQS_t, TDQS_t, and TDQS_c.
5. Absolute value of ZCK_t, ZCK_c for impedance (Z) or absolute value of TdCK_t, TdCK_c for delay (Td).
6. Absolute value of ZIO (DQS_t), ZIO (DQS_c) for impedance (Z) or absolute value of TdIO (DQS_t), TdIO (DQS_c) for delay (Td).
7. $Z_{I\ ADD\ CMD}$ and $T_{dI\ ADD\ CMD}$ apply to A[17:0], BA[1:0], BG[1:0], RAS_n CAS_n, and WE_n.
8. $Z_{I\ CTRL}$ and $T_{dI\ CTRL}$ apply to ODT, CS_n, and CKE.

8Gb: x4, x8, x16 DDR4 SDRAM DRAM Package Electrical Specifications

9. Package implementations will meet specification if the Zpkg and package delay fall within the ranges shown, and the maximum Lpkg and Cpkg do not exceed the maximum values shown.
10. It is assumed that Lpkg can be approximated as $L_{pkg} = Z_O \times T_d$.
11. It is assumed that Cpkg can be approximated as $C_{pkg} = T_d/Z_O$.

Table 121: DRAM Package Electrical Specifications for x16 Devices

Parameter		Symbol	1866		2133, 2400		2666		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Input/output	Zpkg	Z_{IO}	45	85	45	85	TBD	TBD	ohm	1, 2, 4
	Package delay	T_{dIO}	14	45	14	45	TBD	TBD	ps	1, 3, 4
	Lpkg	L_{IO}	–	3.4	–	3.4	TBD	TBD	nH	
	Cpkg	C_{IO}	–	0.82	–	0.82	TBD	TBD	pF	
DQSL_t/ DQSL_c/ DQSU_t/ DQSU_c/	Zpkg	$Z_{IO\ DQS}$	45	85	45	85	TBD	TBD	ohm	1, 2
	Package delay	$T_{dIO\ DQS}$	14	45	14	45	TBD	TBD	ps	1, 3
	Lpkg	$L_{IO\ DQS}$	–	3.4	–	3.4	TBD	TBD	nH	
	Cpkg	$C_{IO\ DQS}$	–	0.82	–	0.82	TBD	TBD	pF	
	Delta Zpkg	$DZ_{IO\ DQ}$	–	10	–	10	TBD	TBD	ohm	1, 2, 6
	Delta delay	$DT_{dIO\ DQ}$	–	5	–	5	TBD	TBD	ps	1, 3, 6
Input CTRL pins	Zpkg	$Z_{I\ CTRL}$	50	90	50	90	TBD	TBD	ohm	1, 2, 8
	Package delay	$T_{dI\ CTRL}$	14	42	14	42	TBD	TBD	ps	1, 3, 8
	Lpkg	$L_{I\ CTRL}$	–	3.4	–	3.4	TBD	TBD	nH	
	Cpkg	$C_{I\ CTRL}$	–	0.7	–	0.7	TBD	TBD	pF	
Input CMD ADD pins	Zpkg	$Z_{I\ ADD\ CMD}$	50	90	50	90	TBD	TBD	ohm	1, 2, 7
	Package delay	$T_{dI\ ADD\ CMD}$	14	52	14	52	TBD	TBD	ps	1, 3, 7
	Lpkg	$L_{I\ ADD\ CMD}$	–	3.9	–	3.9	TBD	TBD	nH	
	Cpkg	$C_{I\ ADD\ CMD}$	–	0.86	–	0.86	TBD	TBD	pF	
CK_t, CK_c	Zpkg	Z_{CK}	50	90	50	90	TBD	TBD	ohm	1, 2
	Package delay	T_{dCK}	14	42	14	42	TBD	TBD	ps	1, 3
	Delta Zpkg	DZ_{DCK}	–	10	–	10	TBD	TBD	ohm	1, 2, 5
	Delta delay	DT_{dDCK}	–	5	–	5	TBD	TBD	ps	1, 3, 5
Input CLK	Lpkg	$L_{I\ CLK}$	–	3.4	–	3.4	TBD	TBD	nH	
	Cpkg	$C_{I\ CLK}$	–	0.7	–	0.7	TBD	TBD	pF	
ZQ Zpkg		$Z_{O\ ZQ}$	40	100	40	100	TBD	TBD	ohm	1, 2
ZQ delay		$T_{dO\ ZQ}$	20	90	20	90	TBD	TBD	ps	1, 3
ALERT Zpkg		$Z_{O\ ALERT}$	40	100	40	100	TBD	TBD	ohm	1, 2
ALERT delay		$T_{dO\ ALERT}$	20	55	20	55	TBD	TBD	ps	1, 3

- Notes:
1. The package parasitic (L and C) are validated using package only samples. The capacitance is measured with V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} shorted with all other signal pins floating. The inductance is measured with V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} shorted and all other signal pins shorted at the die, not pin, side.
 2. Package-only impedance (Zpkg) is calculated based on the Lpkg and Cpkg total for a given pin where: $Z_{pkg} (\text{total per pin}) = \text{SQRT} (L_{pkg}/C_{pkg})$.
 3. Package-only delay (Tpkg) is calculated based on Lpkg and Cpkg total for a given pin where: $T_{dpkg} (\text{total per pin}) = \text{SQRT} (L_{pkg} \times C_{pkg})$.
 4. Z_{IO} and T_{dIO} apply to DQ, DM, DQS_c, DQS_t, TDQS_t, and TDQS_c.
 5. Absolute value of ZCK_t, ZCK_c for impedance (Z) or absolute value of TdCK_t, TdCK_c for delay (Td).
 6. Absolute value of ZIO (DQS_t), ZIO (DQS_c) for impedance (Z) or absolute value of TdIO (DQS_t), TdIO (DQS_c) for delay (Td).

8Gb: x4, x8, x16 DDR4 SDRAM DRAM Package Electrical Specifications

7. Z_I ADD CMD and Td_I ADD CMD apply to A[17:0], BA[1:0], BG[1:0], RAS_n CAS_n, and WE_n.
8. Z_I CTRL and Td_I CTRL apply to ODT, CS_n, and CKE.
9. Package implementations will meet specification if the Zpkg and package delay fall within the ranges shown, and the maximum Lpkg and Cpkg do not exceed the maximum values shown.
10. It is assumed that Lpkg can be approximated as $L_{pkg} = Z_O \times Td$.
11. It is assumed that Cpkg can be approximated as $C_{pkg} = Td/Z_O$.

Table 122: Pad Input/Output Capacitance

Parameters	Symbol	DDR4-1600, 1866, 2133		DDR4-2400, 2666		Units	Notes
		Min	Max	Min	Max		
Input/output capacitance: DQ, DM, DQS_t, DQS_c, TDQS_t, TDQS_c	C_{IO}	0.55	1.4	0.55	1.15	pF	1, 2, 3
Input capacitance: CK_t and CK_c	C_{CK}	0.2	0.8	0.2	0.7	pF	1, 2, 3, 4
Input capacitance delta: CK_t and CK_c	C_{DCK}	0	0.05	0	0.05	pF	1, 2, 3, 5
Input/output capacitance delta: DQS_t and DQS_c	C_{DDQS}	0	0.05	0	0.05	pF	1, 3
Input capacitance: CTRL, ADD, CMD input-only pins	C_I	0.2	0.8	0.2	0.7	pF	1, 3, 6
Input capacitance delta: All CTRL input-only pins	C_{DI_CTRL}	-0.1	0.1	-0.1	0.1	pF	1, 3, 7
Input capacitance delta: All ADD/CMD input-only pins	$C_{DI_ADD_CMD}$	-0.1	0.1	-0.1	0.1	pF	1, 3, 8, 9
Input/output capacitance delta: DQ, DM, DQS_t, DQS_c, TDQS_t, TDQS_c	C_{DIO}	-0.1	0.1	-0.1	0.1	pF	1, 2, 10, 11
Input/output capacitance: ALERT pin	C_{ALERT}	0.5	1.5	0.5	1.5	pF	1, 3
Input/output capacitance: ZQ pin	C_{ZQ}	0.5	2.3	0.5	2.3	pF	1, 3, 12
Input/output capacitance: TEN pin	C_{TEN}	0.2	2.3	0.2	2.3	pF	1, 3, 13


- Notes:
1. Although the DM, TDQS_t, and TDQS_c pins have different functions, the loading matches DQ and DQS.
 2. This parameter is not subject to a production test; it is verified by design and characterization. The capacitance is measured according to the JEP147 specification, "Procedure for Measuring Input Capacitance Using a Vector Network Analyzer (VNA)," with V_{DD} , V_{DDQ} , V_{SS} , and V_{SSQ} applied and all other pins floating (except the pin under test, CKE, RESET_n and ODT, as necessary). $V_{DD} = V_{DDQ} = 1.5V$, $V_{BIAS} = V_{DD}/2$ and on-die termination off.
 3. This parameter applies to monolithic die, obtained by de-embedding the package L and C parasitics.
 4. $C_{DIO} = C_{IO}(DQ, DM) - 0.5 \times (C_{IO}(DQS_t) + C_{IO}(DQS_c))$.
 5. Absolute value of $C_{IO}(DQS_t)$, $C_{IO}(DQS_c)$
 6. Absolute value of C_{CK_t} , C_{CK_c}
 7. C_I applies to ODT, CS_n, CKE, A[15:0], BA[1:0], RAS_n, CAS_n, and WE_n.
 8. C_{DI_CTRL} applies to ODT, CS_n, and CKE.
 9. $C_{DI_CTRL} = C_I(CTRL) - 0.5 \times (C_I(CLK_t) + C_I(CLK_c))$.
 10. $C_{DI_ADD_CMD}$ applies to A[15:0], BA[1:0], RAS_n, CAS_n and WE_n.
 11. $C_{DI_ADD_CMD} = C_I(ADD_CMD) - 0.5 \times (C_I(CLK_t) + C_I(CLK_c))$.
 12. Maximum external load capacitance on ZQ pin: 5pF.
 13. Only applicable if TEN pin does not have an internal pull-up.

Thermal Characteristics

Table 123: Thermal Characteristics

Parameter/Condition		Value	Units	Symbol	Notes
Operating case temperature: Commercial		0 to 85	°C	T_C	1, 2, 3
		0 to 95	°C	T_C	1, 2, 3, 4
Operating case temperature: Industrial		-40 to 85	°C	T_C	1, 2, 3
		-40 to 95	°C	T_C	1, 2, 3, 4
Operating case temperature: Automotive		-40 to 85	°C	T_C	1, 2, 3
		-40 to 105	°C	T_C	1, 2, 3, 4
Junction-to-case (TOP) Die Rev A	78-ball "PMF"	3.1	°C/W	Θ_{JC}	5
	96-ball "HAF"	3.0			
Junction-to-case (TOP) Die Rev B	78-ball "PMF"	TBD			
	96-ball "HAF"	TBD			

- Notes:
1. MAX operating case temperature. T_C is measured in the center of the package.
 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T_C during operation.
 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_C during operation.
 4. If T_C exceeds 85°C, the DRAM must be refreshed externally at 2X refresh, which is a 3.9μs interval refresh rate. The use of SRT or ASR (if available) must be enabled.
 5. The thermal resistance data is based off of a number of samples from multiple lots and should be viewed as a typical number.

Figure 232: Thermal Measurement Point


Current Specifications – Measurement Conditions

I_{DD} , I_{PP} , and I_{DDQ} Measurement Conditions

I_{DD} , I_{PP} , and I_{DDQ} measurement conditions, such as test load and patterns, are defined in this section.

- I_{DD} currents (I_{DD0} , I_{DD2} , I_{DD2N} , I_{DD2NT} , I_{DD2P} , I_{DD2Q} , I_{DD3N} , I_{DD3P} , I_{DD4R} , I_{DD4W} , I_{DD5B} , I_{DD6N} , I_{DD6E} , I_{DD6R} , I_{DD7} , and I_{DD8}) are measured as time-averaged currents with all V_{DD} balls of the device under test grouped together. I_{PP} and I_{DDQ} currents are not included in I_{DD} currents.
- I_{PP} currents are I_{PPSB} for standby cases (I_{DD2N} , I_{DD2NT} , I_{DD2P} , I_{DD2Q} , I_{DD3N} , I_{DD3P} , I_{DD8}); I_{PP0} for active cases (I_{DD0} , I_{DD1} , I_{DD4R} , I_{DD4W}); I_{PP5B} and I_{PP6N} for self refresh cases (I_{DD6N} , I_{DD6E} , I_{DD6R}), and I_{PP7} . These have the same definitions as the I_{DD} currents referenced but are measured on the V_{PP} supply.
- I_{DDQ} currents (I_{DDQ2NT} and I_{DDQ4R}) are measured as time-averaged currents with V_{DDQ} balls of the device under test grouped together. I_{DD} current is not included in I_{DDQ} currents.

Note: I_{DDQ} values cannot be directly used to calculate the I/O power of the device. They can be used to support correlation of simulated I/O power to actual I/O power. In DRAM module application, I_{DDQ} cannot be measured separately because V_{DD} and V_{DDQ} are using a merged-power layer in the module PCB.

The following definitions apply for I_{DD} , I_{DDP} and I_{DDQ} measurements.

- “0” and “LOW” are defined as $V_{IN} \leq V_{IL(AC)max}$
- “1” and “HIGH” are defined as $V_{IN} \leq V_{IH(AC)min}$
- “Midlevel” is defined as inputs $V_{REF} = V_{DD}/2$
- Timings used for I_{DD} , I_{DDP} and I_{DDQ} measurement-loop patterns are provided in the Current Test Definition and Patterns section.
- Basic I_{DD} , I_{DDP} and I_{DDQ} measurement conditions are described in the Current Test Definition and Patterns section.
- Detailed I_{DD} , I_{DDP} and I_{DDQ} measurement-loop patterns are described in the Current Test Definition and Patterns section.
- Current measurements are done after properly initializing the device. This includes, but is not limited to, setting:
 $R_{ON} = R_{ZQ}/7$ (34 ohm in MR1);
 $Q_{off} = 0B$ (output buffer enabled in MR1);
 $R_{TT(NOM)} = R_{ZQ}/6$ (40 ohm in MR1);
 $R_{TT(WR)} = R_{ZQ}/2$ (120 ohm in MR2);
 $R_{TT(Park)} = \text{disabled}$;
 TDQS feature disabled in MR1; CRC disabled in MR2; CA parity feature disabled in MR3; Gear-down mode disabled in MR3; Read/Write DBI disabled in MR5; DM disabled in MR5
- Define $D = \{CS_n, RAS_n, CAS_n, WE_n\} = \{HIGH, LOW, LOW, LOW\}$; apply BG/BA changes when directed.
- Define $D_n = \{CS_n, RAS_n, CAS_n, WE_n\} = \{HIGH, HIGH, HIGH, HIGH\}$; apply invert of BG/BA changes when directed above.

Note: The measurement-loop patterns must be executed at least once before actual current measurements can be taken.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Measurement Conditions

Figure 233: Measurement Setup and Test Load for I_{DDX} , I_{DDPX} , and I_{DDQX}





Figure 234: Correlation: Simulated Channel I/O Power to Actual Channel I/O Power



Notes: 1. Supported by I_{DDQ} measurement.

I_{DD} Definitions

Table 124: Basic I_{DD} , I_{PP} , and I_{DDQ} Measurement Conditions

Symbol	Description
I_{DD0}	Operating One Bank Active-Precharge Current (AL = 0) CKE: HIGH; External clock: On; tCK , nRC , $nRAS$, CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: HIGH between ACT and PRE; Command, address, bank group address, bank address inputs: partially toggling according to the next table; Data I/O: V_{DDQ} ; DM_n: stable at 0; Bank activity: cycling with one bank active at a time: 0, 0, 1, 1, 2, 2, ... (see the I_{DD0} Measurement-Loop Pattern table); Output buffer and R_{TT} : enabled in mode registers; ² ODT signal: stable at 0; Pattern details: see the I_{DD0} Measurement-Loop Pattern table

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Measurement Conditions

Table 124: Basic I_{DD} , I_{PP} , and I_{DDQ} Measurement Conditions

Symbol	Description
I_{PP0}	Operating One Bank Active-Precharge I_{PP} Current (AL = 0) Same conditions as I_{DD0} above
I_{DD1}	Operating One Bank Active-Read-Precharge Current (AL = 0) CKE: HIGH; External clock: on; t_{CK} , nRC , $nRAS$, $nRCD$, CL: see the previous table; BL: 8; ^{1, 5} AL: 0; CS_n: HIGH between ACT, RD, and PRE; Command, address, bank group address, bank address inputs, Data I/O: partially toggling according to the I_{DD1} Measurement-Loop Pattern table; DM_n: stable at 0; Bank activity: cycling with one bank active at a time: 0, 0, 1, 1, 2, 2, ... (see the following table); Output buffer and R_{TT} : enabled in mode registers; ² ODT Signal: stable at 0; Pattern details: see the I_{DD1} Measurement-Loop Pattern table
I_{DD2N}	Precharge Standby Current (AL = 0) CKE: HIGH; External clock: On; t_{CK} , CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: partially toggling according to the I_{DD2N} and I_{DD3N} Measurement-Loop Pattern table; Data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and R_{TT} : enabled in mode registers; ² ODT signal: stable at 0; Pattern details: see the I_{DD2N} and I_{DD3N} Measurement-Loop Pattern table
I_{DD2NT}	Precharge Standby ODT Current CKE: HIGH; External clock: on; t_{CK} , CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: partially toggling according to the I_{DD2NT} and I_{DDQ2NT} Measurement-Loop Pattern table; Data I/O: V_{SSQ} ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and R_{TT} : enabled in mode registers; ² ODT signal: toggling according to the I_{DD2NT} and I_{DDQ2NT} Measurement-Loop Pattern table; Pattern details: see the I_{DD2NT} and I_{DDQ2NT} Measurement-Loop Pattern table
I_{DDQ2NT}	Precharge Standby ODT I_{DDQ} Current Has the same definition as I_{DD2NT} above, with the exception of measuring I_{DDQ} current instead of I_{DD} current
I_{DD2P}	Precharge Power-Down Current CKE: LOW; External clock: on; t_{CK} , CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: stable at 0; Data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and R_{TT} : Enabled in mode registers; ² ODT signal: stable at 0
I_{DD2Q}	Precharge Quiet Standby Current CKE: HIGH; External clock: on; t_{CK} , CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: stable at 0; Data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and R_{TT} : Enabled in mode registers; ² ODT signal: stable at 0
I_{DD3N}	Active Standby Current (AL = 0) CKE: HIGH; External clock: on; t_{CK} , CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: partially toggling according to the I_{DD2N} and I_{DD3N} Measurement-Loop Pattern table; Data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: all banks open; Output buffer and R_{TT} : Enabled in mode registers; ² ODT signal: stable at 0; Pattern details: see the I_{DD2N} and I_{DD3N} Measurement-Loop Pattern table
I_{PPSB}	Active Standby I_{PPSB} Current (AL = 0) Same conditions as I_{DD3N} above
I_{DD3P}	Active Power-Down Current (AL = 0) CKE: LOW; External clock: on; t_{CK} , CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: stable at 1; Data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: all banks open; Output buffer and R_{TT} : Enabled in mode registers; ² ODT signal: stable at 0
I_{DD4R}	Operating Burst Read Current (AL = 0) CKE: HIGH; External clock: on; t_{CK} , CL: see the previous table; BL: 8; ⁵ AL: 0; CS_n: HIGH between RD; Command, address, bank group address, bank address inputs: partially toggling according to the I_{DD4R} and I_{DDQ4R} Measurement-Loop Pattern table; Data I/O: seamless read data burst with different data between one burst and the next one according to the I_{DD4R} and I_{DDQ4R} Measurement-Loop Pattern table; DM_n: stable at 1; Bank activity: all banks open, RD commands cycling through banks: 0, 0, 1, 1, 2, 2, ... (see the I_{DD4R} and I_{DDQ4R} Measurement-Loop Pattern table); Output buffer and R_{TT} : Enabled in mode registers; ² ODT signal: stable at 0; Pattern details: see the I_{DD4R} and I_{DDQ4R} Measurement-Loop Pattern table
I_{DDQ4R}	Operating Burst Read I_{DDQ} Current Has the same definition as I_{DD4R} , with the exception of measuring I_{DDQ} current instead of I_{DD} current

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Measurement Conditions

Table 124: Basic I_{DD} , I_{PP} , and I_{DDQ} Measurement Conditions

Symbol	Description
I_{DD4W}	Operating Burst Write Current (AL = 0) CKE: HIGH; External clock: on; t_{CK} , CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: HIGH between WR; Command, address, bank group address, bank address inputs: partially toggling according to the I_{DD4W} Measurement-Loop Pattern table; Data I/O: seamless write data burst with different data between one burst and the next one according to the I_{DD4W} Measurement-Loop Pattern table; DM: stable at 0; Bank activity: all banks open, WR commands cycling through banks: 0, 0, 1, 1, 2, 2, ... (see I_{DD4W} Measurement-Loop Pattern table); Output buffer and R_{TT} : enabled in mode registers (see note2); ODT signal: stable at HIGH; Pattern details: see the I_{DD4W} Measurement-Loop Pattern table
I_{DD5B}	Burst Refresh Current (1X REF) CKE: HIGH; External clock: on; t_{CK} , CL, $nRFC$: see the previous table; BL: 8; ¹ AL: 0; CS_n: HIGH between REF; Command, address, bank group address, bank address inputs: partially toggling according to the I_{DD5B} Measurement-Loop Pattern table; Data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: REF command every $nRFC$ (see the I_{DD5B} Measurement-Loop Pattern table); Output buffer and R_{TT} : enabled in mode registers ² ; ODT signal: stable at 0; Pattern details: see the I_{DD5B} Measurement-Loop Pattern table
I_{PP5B}	Burst Refresh Current (1X REF) Same conditions as I_{DD5B} above
I_{DD6N}	Self Refresh Current: Normal Temperature Range T C: 0–85°C; Auto self refresh (ASR): disabled; ³ Self refresh temperature range (SRT): normal; ⁴ CKE: LOW; External clock: off; CK_t and CK_c: LOW; CL: see the table above; BL: 8; ¹ AL: 0; CS_n, command, address, bank group address, bank address, data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: SELF REFRESH operation; Output buffer and R_{TT} : enabled in mode registers; ² ODT signal: midlevel
I_{PP6N}	Self Refresh I_{PP} Current: Normal Temperature Range Same conditions as I_{DD6N} above
I_{DD6E}	Self Refresh Current: Extended Temperature Range 4 T C: 0–95°C; Auto self refresh (ASR): disabled ⁴ ; Self refresh temperature range (SRT): extended; ⁴ CKE: LOW; External clock: off; CK_t and CK_c: LOW; CL: see the previous table; BL: 8; ¹ AL: 0; CS_n, command, address, group bank address, bank address, data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: EXTENDED TEMPERATURE SELF REFRESH operation; Output buffer and R_{TT} : enabled in mode registers; ² ODT signal: midlevel
I_{DD6R}	Self Refresh Current: Reduced Temperature Range T _C : 0–45°C; Auto self refresh (ASR): disabled; Self refresh temperature range (SRT): reduced; ⁴ CKE: LOW; External clock: off; CK_t and CK_c: LOW; CL: see the previous table; BL: 8; ¹ AL: 0; CS_n, command, address, bank group address, bank address, data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: EXTENDED TEMPERATURE SELF REFRESH operation; Output buffer and R_{TT} : enabled in mode registers; ² ODT signal: midlevel
I_{DD7}	Operating Bank Interleave Read Current CKE: HIGH; External clock: on; t_{CK} , nRC , $nRAS$, $nRCD$, $nRRD$, $nFAW$, CL: see the previous table; BL: 8; ^{1,5} AL: CL - 1; CS_n: HIGH between ACT and RDA; Command, address, group bank address, bank address inputs: partially toggling according to the I_{DD7} Measurement-Loop Pattern table; Data I/O: read data bursts with different data between one burst and the next one according to the I_{DD7} Measurement-Loop Pattern table; DM: stable at 1; Bank activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing, see the I_{DD7} Measurement-Loop Pattern table; Output buffer and R_{TT} : enabled in mode registers; ² ODT signal: stable at 0; Pattern details: see the I_{DD7} Measurement-Loop Pattern table
I_{PP7}	Operating Bank Interleave Read I_{PP} Current Same conditions as I_{DD7} above
I_{DD8}	Maximum Power Down Current Place DRAM in MPSM then CKE: HIGH; External clock: on; t_{CK} , CL: see the previous table; BL: 8; ¹ AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: stable at 0; Data I/O: V_{DDQ} ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and R_{TT} : Enabled in mode registers; ² ODT signal: stable at 0

- Notes: 1. Burst length: BL8 fixed by MRS: set MR0[1:0] 00.
2. Output buffer enable: set MR1[12] 0 (output buffer enabled); set MR1[2:1] 00 ($R_{ON} = R_{ZQ}/7$); $R_{TT(NOM)}$ enable: set MR1[10:8] 011 ($R_{ZQ}/6$); $R_{TT(WR)}$ enable: set MR2[11:9] 001 ($R_{ZQ}/2$), and $R_{TT(Park)}$ enable: set MR5[8:6] 000 (disabled).

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Measurement Conditions

3. Auto self refresh (ASR): set MR2[6] 0 to disable or MR2[6] 1 to enable feature.
4. Self refresh temperature range (SRT): set MR2[7] 0 for normal or MR2[7] 1 for extended temperature range.
5. READ burst type: Nibble sequential, set MR0[3] 0.

Current Specifications – Patterns and Test Conditions

Current Test Definitions and Patterns

Table 125: I_{DD0} and I_{PP0} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ³
Toggling	Static HIGH	0	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			3, 4	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-
			...	Repeat pattern 1 ... 4 until nRAS - 1, truncate if needed															
			nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	-
			...	Repeat pattern 1 ... 4 until nRAS - 1, truncate if needed															
		1	1 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 1 instead															
		2	2 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		3	3 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		4	4 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
		5	5 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 2 instead															
		6	6 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
		7	7 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 0 instead															
		8	8 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead ⁴															
		9	9 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 1 instead ⁴															
		10	10 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead ⁴															
		11	11 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 3 instead ⁴															
		12	12 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead ⁴															
		13	13 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 2 instead ⁴															
		14	14 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead ⁴															
		15	15 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 0 instead ⁴															

- Notes: 1. DQS_t, DQS_c are V_{DDQ} .
2. BG1 is a "Don't Care" for x16 devices.
3. DO signals are V_{DDQ} .
4. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 126: I_{DD1} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ³		
Toggling	Static HIGH	0	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-		
			1, 2	D, D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-		
			4	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-		
			...	Repeat pattern 1 ... 4 until nRCD - 1, truncate if needed																	
			nRCD - AL	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	D0 = 00, D1 = FF, D2 = FF, D3 = 00, D4 = FF, D5 = 00, D6 = 00, D7 = FF		
			...	Repeat pattern 1 through 4 until nRAS - 1, truncate if needed																	
			nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0			
			...	Repeat pattern 1 ... 4 until nRC - 1, truncate if needed																	
		1	1 x nRC = 0	ACT	0	0	0	1	1	0	1	1	0	0	0	0	0	0	0	-	
			1 x nRC + 1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
			1 x nRC + 3, 4	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-		
			...	Repeat pattern nRC + 1 ... 4 until 1 x nRC + nRAS - 1, truncate if needed																	
			1 x nRC + nRCD - AL	RD	0	1	1	0	1	0	1	1	0	0	0	0	0	0	D0 = FF, D1 = 00, D2 = 00, D3 = FF, D4 = 00, D5 = FF, D6 = FF, D7 = 00		
			...	Repeat pattern 1 ... 4 until nRAS - 1, truncate if needed																	
			1 x nRC + nRAS	PRE	0	1	0	1	0	0	1	1	0	0	0	0	0	0			
			...	Repeat pattern nRC + 1 ... 4 until 2 x nRC - 1, truncate if needed																	
		2	2 x nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead																	
		3	3 x nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 3 instead																	
		4	4 x nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead																	
		5	5 x nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 2 instead																	
		6	6 x nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead																	
		7	7 x nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 0 instead																	
		8	8 x nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead ⁴																	
		9	9 x nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 1 instead ⁴																	
		10	10 x nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead ⁴																	
		11	11 x nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 3 instead ⁴																	
		12	12 x nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead ⁴																	
		13	13 x nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 2 instead ⁴																	
		14	14 x nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead ⁴																	
		15	15 x nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 0 instead ⁴																	

- Notes: 1. DQS_t, DQS_c are V_{DDQ} when not toggling.
2. BG1 is a "Don't Care" for x16 devices.
3. DQ signals are V_{DDQ}.
4. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 127: I_{DD2N} , I_{DD3N} , and I_{PP3P} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ³
Toggling	Static HIGH	0	0	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			2	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-
			3	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-
		1	4-7	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 1 instead															
		2	8-11	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		3	12-15	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		4	16-19	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
		5	20-23	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 2 instead															
		6	24-27	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
		7	28-31	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 0 instead															
		8	32-35	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead ⁴															
		9	36-39	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 1 instead ⁴															
		10	40-43	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead ⁴															
		11	44-47	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 3 instead ⁴															
		12	48-51	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead ⁴															
		13	52-55	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 2 instead ⁴															
		14	56-59	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead ⁴															
		15	60-63	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 0 instead ⁴															

- Notes: 1. DQS_t, DQS_c are V_{DDQ} .
2. BG1 is a "Don't Care" for x16 devices.
3. DQ signals are V_{DDQ} .
4. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 128: I_{DD2NT} and I_{DDQ2NT} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ³
Toggling	Static HIGH	0	0	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			2	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-
			3	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	-
		1	4-7	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 1 instead															
		2	8-11	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		3	12-15	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		4	16-19	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
		5	20-23	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 2 instead															
		6	24-27	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
		7	28-31	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 0 instead															
		8	32-35	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead ⁴															
		9	36-39	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 1 instead ⁴															
		10	40-43	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead ⁴															
		11	44-47	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 3 instead ⁴															
		12	48-51	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead ⁴															
		13	52-55	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 2 instead ⁴															
		14	56-59	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead ⁴															
		15	60-63	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 0 instead ⁴															

- Notes: 1. DQS_t, DQS_c are V_{SSQ} .
2. BG1 is a "Don't Care" for x16 devices.
3. DQ signals are V_{SSQ} .
4. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 129: I_{DD4R} and I_{DDQ4R} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ³
Toggling	Static HIGH	0	0	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	D0 = 00, D1 = FF, D2 = FF, D3 = 00, D4 = FF, D5 = 00, D5 = 00, D7 = FF
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
			2, 3	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	
		1	4	RD	0	1	1	0	1	0	1	1	0	0	0	7	F	0	D0 = FF, D1 = 00, D2 = 00, D3 = FF, D4 = 00, D5 = FF, D5 = FF, D7 = 00
			5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
			6, 7	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	
		2	8–11	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		3	12–15	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		4	16–19	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
		5	20–23	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 2 instead															
		6	24–27	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
		7	28–31	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead															
		8	32–35	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead ⁴															
		9	36–39	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead ⁴															
		10	40–43	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead ⁴															
		11	44–47	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead ⁴															
		12	48–51	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead ⁴															
		13	52–55	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 2 instead ⁴															
		14	56–59	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead ⁴															
		15	60–63	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 0 instead ⁴															

- Notes: 1. DQS_t, DQS_c are V_{DDQ} when not toggling.
2. BG1 is a “Don’t Care” for x16 devices.
3. Burst sequence driven on each DQ signal by a READ command. Outside burst operation, DQ signals are V_{DDQ}.
4. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 130: I_{DDW} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ³
Toggling	Static HIGH	0	0	WR	0	1	1	0	1	0	0	0	0	0	0	0	0	0	D0 = 00, D1 = FF, D2 = FF, D3 = 00, D4 = FF, D5 = 00, D6 = 00, D7 = FF
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
			2, 3	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	
		1	4	WR	0	1	1	0	1	0	1	1	0	0	0	7	F	0	D0 = FF, D1 = 00, D2 = 00, D3 = FF, D4 = 00, D5 = FF, D6 = 00, D7 = 00
			5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
			6, 7	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	
		2	8–11	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		3	12–15	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		4	16–19	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
		5	20–23	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 2 instead															
		6	24–27	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
		7	28–31	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead															
		8	32–35	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead ⁴															
		9	36–39	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead ⁴															
		10	40–43	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead ⁴															
		11	44–47	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead ⁴															
		12	48–51	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead ⁴															
		13	52–55	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 2 instead ⁴															
		14	56–59	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead ⁴															
		15	60–63	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 0 instead ⁴															

- Notes: 1. DQS_t, DQS_c are V_{DDQ} when not toggling.
2. BG1 is a “Don’t Care” for x16 devices.
3. Burst sequence driven on each DQ signal by a READ command. Outside burst operation, DQ signals are V_{DDQ}.
4. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 131: I_{DDWc} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴	
Toggling	Static HIGH	0	0	WR	0	1	1	0	1	0	0	0	0	0	0	0	0	0	D0 = 00, D1 = FF, D2 = FF, D3 = 00, D4 = FF, D5 = 00, D8 = CRC	
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0			
			2, 3	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0		
		1	4	WR	0	1	1	0	1	0	1	1	0	0	0	7	F	0	D0 = FF, D1 = 00, D2 = 00, D3 = FF, D4 = 00, D5 = FF, D5 = FF, D7 = 00 D8 = CRC	
			5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0		
			6, 7	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0		
		2	10–14	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead																
		3	15–19	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead																
		4	20–24	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead																
		5	25–29	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 2 instead																
		6	30–34	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead																
		7	35–39	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead																
		8	40–44	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead ⁵																
		9	45–49	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead ⁵																
		10	50–54	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead ⁵																
		11	55–59	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead ⁵																
		12	60–64	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead ⁵																
		13	65–69	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 2 instead ⁵																
		14	70–74	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead ⁵																
		15	75–79	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 0 instead ⁵																

- Notes: 1. Pattern provided for reference only.
2. DQS_t, DQS_c are V_{DDQ} when not toggling.
3. BG1 is a “Don’t Care” for x16 devices.
4. Burst sequence driven on each DQ signal by a WRITE command. Outside burst operation, DQ signals are V_{DDQ}.
5. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 132: I_{DD5B} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ³
Toggling	Static HIGH	0	0	REF	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
		1	1	D	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
			2	D	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
			3	D_n,	0	1	1	1	1	0	3	3	0	0	0	7	F	0	
			4	D_n,	0	1	1	1	1	0	3	3	0	0	0	7	F	0	
			5–8	Repeat pattern 1...4, use BG[1:0] = 1, use BA[1:0] = 1 instead															
			9–12	Repeat pattern 1...4, use BG[1:0] = 0, use BA[1:0] = 2 instead															
			13–16	Repeat pattern 1...4, use BG[1:0] = 1, use BA[1:0] = 3 instead															
			17–20	Repeat pattern 1...4, use BG[1:0] = 0, use BA[1:0] = 1 instead															
			21–24	Repeat pattern 1...4, use BG[1:0] = 1, use BA[1:0] = 2 instead															
			25–28	Repeat pattern 1...4, use BG[1:0] = 0, use BA[1:0] = 3 instead															
			29–32	Repeat pattern 1...4, use BG[1:0] = 1, use BA[1:0] = 0 instead ⁴															
			33–36	Repeat pattern 1...4, use BG[1:0] = 2, use BA[1:0] = 0 instead ⁴															
			37–40	Repeat pattern 1...4, use BG[1:0] = 3, use BA[1:0] = 1 instead ⁴															
			41–44	Repeat pattern 1...4, use BG[1:0] = 2, use BA[1:0] = 2 instead ⁴															
			45–48	Repeat pattern 1...4, use BG[1:0] = 3, use BA[1:0] = 3 instead ⁴															
			49–52	Repeat pattern 1...4, use BG[1:0] = 2, use BA[1:0] = 1 instead ⁴															
			53–56	Repeat pattern 1...4, use BG[1:0] = 3, use BA[1:0] = 2 instead ⁴															
			57–60	Repeat pattern 1...4, use BG[1:0] = 2, use BA[1:0] = 3 instead ⁴															
			61–64	Repeat pattern 1...4, use BG[1:0] = 3, use BA[1:0] = 0 instead ⁴															
		2	65...nRF C - 1	Repeat sub-loop; truncate if necessary															

- Notes: 1. DQS_t, DQS_c are V_{DDQ}.
2. BG1 is a "Don't Care" for x16 devices.
3. DQ signals are V_{DDQ}.
4. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

Table 133: I_{DD7} Measurement Loop Pattern¹

CK_c, CK_t	CKE	Sub-loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] ²	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ³
Toggling	Static HIGH	0	0	ACT	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
			1	RDA	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
			2	D	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
			3	D_n,	0	1	1	1	1	0	3	3	0	0	0	7	F	0	
			...	Repeat pattern 2...3 until $nRRD - 1$, if $nRRD > 4$. Truncate if necessary															
		1	$nRRD$	ACT	0	0	0	0	0	0	1	1	0	0	0	0	0	0	
			$nRRD + 1$	RDA	0	1	1	0	1	0	1	1	0	0	1	0	0	0	
			...	Repeat pattern 2...3 until $2 \times nRRD - 1$, if $nRRD > 4$. Truncate if necessary															
		2	$2 \times nRRD$	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		3	$3 \times nRRD$	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		4	$4 \times nRRD$	Repeat pattern 2...3 until $nFAW - 1$, if $nFAW > 4 \times nRRD$. Truncate if necessary															
		5	$nFAW$	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
		6	$nFAW + nRRD$	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		7	$nFAW + 2 \times nRRD$	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		8	$nFAW + 3 \times nRRD$	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead															
		9	$nFAW + 4 \times nRRD$	Repeat sub-loop 4															
		10	$2 \times nFAW$	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead															
		11	$2 \times nFAW + nRRD$	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead															
		12	$2 \times nFAW + 2 \times nRRD$	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead															
		13	$2 \times nFAW + 3 \times nRRD$	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead															
		14	$2 \times nFAW + 4 \times nRRD$	Repeat sub-loop 4															
		15	$3 \times nFAW$	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead															
		16	$3 \times nFAW + nRRD$	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead															
		17	$3 \times nFAW + 2 \times nRRD$	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead															
		18	$3 \times nFAW + 3 \times nRRD$	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead															
		19	$3 \times nFAW + 4 \times nRRD$	Repeat sub-loop 4															
		20	$4 \times nFAW$	Repeat pattern 2...3 until $nRC - 1$, if $nRC > 4 \times nFAW$. Truncate if necessary															

Notes: 1. DQS_t, DQS_c are V_{DDQ} .

2. BG1 is a "Don't Care" for x16 devices.

3. DQ signals are V_{DDQ} except when burst sequence drives each DQ signal by a READ command.

4. For x4 and x8 only.

8Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Patterns and Test Conditions

I_{DD} Specifications

Table 134: Timings used I_{DD}, I_{pp}, and I_{DDQ} Measurement Loop Patterns

Symbol		DDR4-1600			DDR4-1866			DDR4-2133			DDR4-2400			DDR4-2666			Unit
		10-10-10	11-11-11	12-12-12	12-12-12	13-13-13	14-14-14	14-14-14	14-14-14	15-15-15	15-15-15	16-16-16	17-17-17	17-17-17	18-18-18	19-19-19	
t _{CK}		1.25			1.071			0.937			0.833			0.75			ns
CL		10	11	12	12	13	14	14	15	16	15	16	17	17	18	19	CK
CWL		9	11	11	10	12	12	11	14	14	12	16	16	14	18	18	CK
nRCD		10	11	12	12	13	14	14	15	16	15	16	17	17	18	19	CK
nRC		38	39	40	44	45	46	50	51	52	54	55	57	60	61	62	CK
nRP		10	11	12	12	13	14	14	15	16	15	16	17	17	18	19	CK
nRAS		28			32			36			39			43			CK
nFAW	x4 ¹	16			16			16			16			16			CK
	x8	20			22			23			26			28			CK
	x16	28			28			32			36			40			CK
nRRD_S	x4	4			4			4			4			4			CK
	x8	4			4			4			4			4			CK
	x16	5			5			6			7			7			CK
nRRD_L	x4	5			5			6			6			7			CK
	x8	5			5			6			6			7			CK
	x16	6			6			7			8			9			CK
nCCD_S		4			4			4			4			4			CK
nCCD_L		5			5			6			6			7			CK
nWTR_S		2			3			3			3			4			CK
nWTR_L		6			7			8			9			10			CK
nRFC 2Gb		128			150			171			193			214			CK
nRFC 4Gb		208			243			278			313			347			CK
nRFC 8Gb		280			327			374			421			467			CK
nRFC 16Gb		440			514			587			660			733			CK

Notes: 1. 1KB based x4 use same numbers of clocks for nFAW as the x8.

Current Specification – Limits

Table 135: I_{DD} , I_{PP} , and I_{DDQ} Current Limits

Symbol	Width	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	Unit
I_{DD0} : One bank ACTIVATE-to-PRECHARGE current	x4, x8	70	75	80	TBD	mA
	x16	100	105	110	TBD	mA
I_{PP0} : One bank ACTIVATE-to-PRECHARGE I_{PP} current	x4, x8	3	3	3	TBD	mA
	x16	4	4	4	TBD	mA
I_{DD1} : One bank ACTIVATE-to-READ-to-PRECHARGE current	x4, x8	80	85	90	TBD	mA
	x16	115	120	125	TBD	mA
I_{DD2N} : Precharge standby current	x4, x8	60	65	65	TBD	mA
	x16	80	85	90	TBD	mA
I_{DD2NT} : Precharge standby ODT current	x4, x8	65	70	75	TBD	mA
	x16	85	90	100	TBD	mA
I_{DD2P} : Precharge power-down current	x4, x8	40	45	45	TBD	mA
	x16	60	65	70	TBD	mA
I_{DD2Q} : Precharge quiet standby current	x4, x8	55	55	60	TBD	mA
	x16	75	75	80	TBD	mA
I_{DD3N} : Active standby current	x4, x8	70	70	75	TBD	mA
	x16	90	90	100	TBD	mA
I_{PP3N} : Active standby I_{PP} current	ALL	3	3	3	TBD	mA
I_{DD3P} : Active power-down current	x4, x8	50	55	55	TBD	mA
	x16	70	75	80	TBD	mA
I_{DD4R} : Burst read current	x4	135	145	160	TBD	mA
	x8	150	150	175	TBD	mA
	x16	210	230	250	TBD	mA
I_{DDQ4R} : Burst read I_{DDQ} current	x4	50	55	60	TBD	mA
	x8	60	65	70	TBD	mA
	x16	110	120	130	TBD	mA
I_{DD4W} : Burst write current	x4	135	145	160	TBD	mA
	x8	150	160	175	TBD	mA
	x16	210	230	250	TBD	mA
I_{DD5B} : Burst refresh current (1X REF)	x4, x8	240	245	245	TBD	mA
	x16	260	265	270	TBD	mA
I_{PP5B} : Burst refresh I_{PP} current (1X REF)	x4, x8	30	30	30	TBD	mA
	x16	30	30	30	TBD	mA
I_{DD6N} : Self refresh current; 0–85°C ¹	x4, x8	30	30	30	TBD	mA
	x16	30	30	30	TBD	mA
I_{DD6E} : Self refresh current; 0–95°C ²	x4, x8	35	35	35	TBD	mA
	x16	50	50	50	TBD	mA
I_{DD6R} : Self refresh current; 0–45°C ^{3, 4}	x4, x8	25	25	25	TBD	mA
	x16	25	25	25	TBD	mA
I_{DD6A} : Auto self refresh current (25°C) ⁴	x4, x8	20	20	20	TBD	mA
	x16	20	20	20	TBD	mA
I_{DD6A} : Auto self refresh current (45°C) ⁴	x4, x8	25	25	25	TBD	mA
	x16	25	25	25	TBD	mA

Table 135: I_{DD} , I_{PP} , and I_{DDQ} Current Limits

Symbol	Width	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	Unit
I_{DD6A} : Auto self refresh current (75°C) ⁴	x4, x8	35	35	35	TBD	mA
	x16	50	50	50	TBD	mA
I_{DD7} : Bank interleave read current	x4	185	190	200	TBD	mA
	x8	200	205	215	TBD	mA
	x16	265	270	280	TBD	mA
I_{PP7} : Bank interleave read I_{PP} current	x4, x8	15	15	15	TBD	mA
	x16	20	20	20	TBD	mA
I_{DD8} : Maximum power-down current	ALL	20	20	20	TBD	mA

- Notes:
1. Applicable for MR2 settings A7 = 0 and A6 = 0; manual mode with normal temperature range of operation (0–85°C).
 2. Applicable for MR2 settings A7 = 1 and A7 = 0; manual mode with extended temperature range of operation (0–95°C).
 3. Applicable for MR2 settings A7 = 0 and A7 = 1; manual mode with reduced temperature range of operation (0–45°C).
 4. I_{DD6R} and I_{DD6A} values are typical.
 5. When additive latency is enabled for I_{DD0} , current changes by approximately 0%.
 6. When additive latency is enabled for I_{DD1} , current changes by approximately +5% (x4/x8), +4% (x16).
 7. When additive latency is enabled for I_{DD2N} , current changes by approximately +0.6%.
 8. When DLL is disabled for I_{DD2N} , current changes by approximately 0%.
 9. When CAL is enabled for I_{DD2N} , current changes by approximately –44%.
 10. When gear-down is enabled for I_{DD2N} , current changes by approximately 0%.
 11. When CA parity is enabled for I_{DD2N} , current changes by approximately +14%.
 12. When additive latency is enabled for I_{DD3N} , current changes by approximately +0.6%.
 13. When additive latency is enabled for I_{DD4R} , current changes by approximately +5%.
 14. When read DBI is enabled for I_{DD4R} , current changes by approximately 0%.
 15. When read DBI is enabled for I_{DDQ4R} , current changes by approximately –48% (x4/8), –35% (x16).
 16. When additive latency is enabled for I_{DD4W} , current changes by approximately +1.6% (x4/8), +1% (x16).
 17. When write DBI is enabled for I_{DD4W} , current changes by approximately 0%.
 18. When write CRC is enabled for I_{DD4W} , current changes by approximately –8% (2133/2400), –5% (1600/1866).
 19. When CA parity is enabled for I_{DD4W} , current changes by approximately +14% (x8), +8% (x16).
 20. When 2X REF is enabled for I_{DD5B} , current changes by approximately –14%.
 21. When 4X REF is enabled for I_{DD5B} , current changes by approximately –33%.
 22. I_{PP0} test and limit is applicable for I_{DD0} and I_{DD1} conditions.
 23. I_{PP3N} test and limit is applicable for all I_{DD2x} , I_{DD3x} , I_{DD4x} , I_{DD6} , and I_{DD8} conditions; that is, testing I_{PP3N} should satisfy the I_{PPs} for the noted I_{DD} tests.

Speed Bin Tables

Table 136: DDR4-1600 Speed Bins and Operating Conditions

DDR3-1600 Speed Bin				-125F		-125E		-125		Units
CL- <i>n</i> RCD- <i>n</i> RP				10-10-10		11-11-11		12-12-12		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
Internal READ command to first data			^t AA	12.50	18.00	13.75 ⁵	18.00	15.00	18.00	ns
Internal READ command to first data with read DBI enabled			^t AA_DBI	^t AA(MIN) + 2 <i>n</i> CK	–	^t AA(MIN) + 2 <i>n</i> CK	–	–	^t AA(MAX) + 2 <i>n</i> CK	ns
ACTIVATE to internal READ or WRITE delay time			^t RCD	12.50	–	13.75 ⁵	–	15.00	–	ns
PRECHARGE command period			^t RP	12.50	–	13.75 ⁵	–	15.00	–	ns
ACTIVATE-to-PRECHARGE command period			^t RAS	35	9 x ^t REFI	35	9 x ^t REFI	35	9 x ^t REFI	ns
ACTIVATE-to-ACTIVATE or REFRESH command period			^t RC	^t RAS + ^t RP	–	^t RAS + ^t RP	–	^t RAS + ^t RP	–	ns
READ: non-DBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	^t CK ⁴	1.5	1.6	1.5	1.6	Reserved		ns
CL = 10	CL = 12	CWL = 9	^t CK ⁴	1.5	1.6	Reserved		1.5	1.6	ns
CL = 10	CL = 12	CWL = 9, 11	^t CK ⁴	1.25	1.5	Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	^t CK ⁴	1.25	<1.5	1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	^t CK ⁴	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
Supported CL settings				9–12		9, 11, 12		10, 12		<i>n</i> CK
Supported CL settings with read DBI				11–14		11, 13, 14		12, 14		<i>n</i> CK
Supported CWL settings				9, 11		9, 11		9, 11		<i>n</i> CK

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
 2. When operating in $2t_{CK}$ WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range.
 3. The programmed value of CWL must be less than or equal to programmed value of CL.
 4. $t_{CK(AVG)}$ MIN.
 5. The DRAM supports 13.5ns with CL9 operation at defined clock rates.

Table 137: DDR4-1866 Speed Bins and Operating Conditions

DDR3-1866 Speed Bin				-107F		-107E		-107		Units
CL- <i>n</i> RCD- <i>n</i> RP				12-12-12		13-13-13		14-14-14		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
Internal READ command to first data			^t AA	12.85	18.00	13.92 ⁷	18.00	15.00	18.00	ns
Internal READ command to first data with read DBI enabled			^t AA_DBI	^t AA(MIN) + 2 <i>n</i> CK	–	^t AA(MIN) + 2 <i>n</i> CK	–	^t AA(MAX) + 2 <i>n</i> CK	–	ns
ACTIVATE to internal READ or WRITE delay time			^t RCD	12.85	–	13.92 ⁷	–	15.00	–	ns
PRECHARGE command period			^t RP	12.85	–	13.92 ⁷	–	15.00	–	ns
ACTIVATE-to-PRECHARGE command period			^t RAS	34	9 x ^t REFI	34	9 x ^t REFI	34	9 x ^t REFI	ns
ACTIVATE-to-ACTIVATE or REFRESH command period			^t RC	^t RAS + ^t RP	–	^t RAS + ^t RP	–	^t RAS + ^t RP	–	ns
READ: non-DBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	^t CK ⁶	1.5	1.6	1.5	1.6	Reserved		ns
CL = 10	CL = 12	CWL = 9	^t CK ⁶	1.5	1.6	Reserved		1.5	1.6	ns
CL = 10	CL = 12	CWL = 11	^t CK ⁶	Reserved		Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	^t CK ⁶	Reserved		1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	^t CK ⁶	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 10, 12	^t CK ⁶	1.071	<1.25	Reserved		Reserved		ns
CL = 13	CL = 15	CWL = 10, 12	^t CK ⁶	1.071	<1.25	1.071	<1.25	Reserved		ns
CL = 14	CL = 16	CWL = 10, 12	^t CK ⁶	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
Supported CL settings				9, 10, 12–14		9, 11–14		10, 12, 14		<i>n</i> CK
Supported CL settings with read DBI				11–16		11, 13–16		12, 14, 16		<i>n</i> CK
Supported CWL settings				9–12		9–12		9–12		<i>n</i> CK

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
 2. When operating in 2^tCK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range.
 3. The programmed value of CWL must be less than or equal to programmed value of CL.
 4. 12.85ns is the minimum value of t_{AA} and t_{RP} when operating at DDR4-1866 at $t_{CK(AVG)}$ MIN = 1.071ns and is only a reference that does not consider the down binning strategy that 12.5ns supports.
 5. 13.92ns is the minimum value of t_{AA} and t_{RP} when operating at DDR4-1866 at $t_{CK(AVG)}$ MIN = 1.071ns and is only a reference that does not consider the down binning strategy that 13.75ns supports.
 6. $t_{CK(AVG)}$ MIN.
 7. The DRAM supports 13.5ns with CL9 operation and 13.75ns with CL11 operation at defined clock rates.

Table 138: DDR4-2133 Speed Bins and Operating Conditions

DDR3-2133 Speed Bin				-093F		-093E		-093		Units
CL- <i>n</i> RCD- <i>n</i> RP				14-14-14		15-15-15		16-16-16		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
Internal READ command to first data			^t AA	13.13	18.00	14.06 ⁵	18.00	15.00	18.00	ns
Internal READ command to first data with read DBI enabled			^t AA_DBI	^t AA(MIN) + 3 <i>n</i> CK	–	^t AA(MIN) + 3 <i>n</i> CK	–	^t AA(MAX) + 3 <i>n</i> CK	–	ns
ACTIVATE to internal READ or WRITE delay time			^t RCD	13.13	–	14.06 ⁵	–	15.00	–	ns
PRECHARGE command period			^t RP	13.13	–	14.06 ⁵	–	15.00	–	ns
ACTIVATE-to-PRECHARGE command period			^t RAS	33	9 x ^t REFI	33	9 x ^t REFI	33	9 x ^t REFI	ns
ACTIVATE-to-ACTIVATE or REFRESH command period			^t RC	^t RAS + ^t RP	–	^t RAS + ^t RP	–	^t RAS + ^t RP	–	ns
READ: non-DBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	^t CK ⁴	1.5	1.6	1.5	1.6	Reserved		ns
CL = 10	CL = 12	CWL = 9	^t CK ⁴	1.5	1.6	Reserved		1.5	1.6	ns
CL = 11	CL = 13	CWL = 9, 11	^t CK ⁴	Reserved		1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	^t CK ⁴	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 13	CL = 15	CWL = 10, 12	^t CK ⁴	Reserved		1.071	<1.25	Reserved		ns
CL = 14	CL = 16	CWL = 10, 12	^t CK ⁴	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 17	CWL = 11, 14	^t CK ⁴	0.937 ⁶	<1.071	Reserved		Reserved		ns
CL = 15	CL = 18	CWL = 11, 14	^t CK ⁴	0.937	<1.071	0.937	<1.071	Reserved		ns
CL = 16	CL = 19	CWL = 11, 14	^t CK ⁴	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns
Supported CL settings				9, 10, 12, 14–16		9, 11–16		10, 12, 14, 16		<i>n</i> CK
Supported CL settings with read DBI				11, 12, 14, 16–19		11, 13–16, 18, 19		12, 14, 16, 19		<i>n</i> CK
Supported CWL settings				9, 10, 11, 12, 14		9, 10, 11, 12, 14		9, 10, 11, 12, 14		<i>n</i> CK

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
 2. When operating in 2 t_{CK} WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range.
 3. The programmed value of CWL must be less than or equal to programmed value of CL.
 4. $t_{CK}(\text{AVG})$ MIN.
 5. The DRAM supports 13.5ns with CL9 operation and 13.75ns with CL11 operation 13.92ns with CL13 operation at defined clock rates.
 6. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if $t_{CK}(\text{MIN}) = 0.938\text{ns}$ and $t_{RP} = 14.06\text{ns}$, then t_{RP} would require 15nCKs ($14.06\text{ns}/0.938\text{ns}$), but if

8Gb: x4, x8, x16 DDR4 SDRAM Speed Bin Tables

$t_{CK} (MIN) = 0.937ns$ and $t_{RP} = 14.06ns$, then t_{RP} would still require 15nCKs (14.06ns/0.938ns) and not 16nCKs (14.06ns/0.937ns).

Table 139: DDR4-2400 Speed Bins and Operating Conditions

DDR3-2400 Speed Bin				-083F		-083E		-083		Units
CL- <i>n</i> RCD- <i>n</i> RP				15-15-15		16-16-16		17-17-17		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
Internal READ command to first data			^t AA	12.5	18.00	13.32	18.00	14.16	18.00	ns
Internal READ command to first data with read DBI enabled			^t AA_DBI	^t AA(MIN) + 3 <i>n</i> CK	–	^t AA(MIN) + 3 <i>n</i> CK	–	^t AA(MAX) + 3 <i>n</i> CK	–	ns
ACTIVATE to internal READ or WRITE delay time			^t RCD	12.5	–	13.32	–	14.16	–	ns
PRECHARGE command period			^t RP	12.5	–	13.32	–	14.16	–	ns
ACTIVATE-to-PRECHARGE command period			^t RAS	32	9 x ^t REFI	32	9 x ^t REFI	32	9 x ^t REFI	ns
ACTIVATE-to-ACTIVATE or REFRESH command period			^t RC	^t RAS + ^t RP	–	^t RAS + ^t RP	–	^t RAS + ^t RP	–	ns
READ: non-DBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	^t CK ⁴	1.5	1.6	1.5	1.6	Reserved		ns
CL = 10	CL = 12	CWL = 9	^t CK ⁴	1.5	1.6	Reserved		1.5	1.6	ns
CL = 10	CL = 12	CWL = 9, 11	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	^t CK ⁴	Reserved		1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 9, 11	^t CK ⁴	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 10, 12	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 13	CL = 15	CWL = 10, 12	^t CK ⁴	Reserved		1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 16	CWL = 10, 12	^t CK ⁴	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 17	CWL = 11, 14	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 15	CL = 18	CWL = 11, 14	^t CK ⁴	Reserved		0.937 ⁵	<1.071	0.937	<1.071	ns
CL = 16	CL = 19	CWL = 11, 14	^t CK ⁴	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 15	CL = 18	CWL = 12, 16	^t CK ⁴	0.833	<0.937	Reserved		Reserved		ns
CL = 16	CL = 19	CWL = 12, 16	^t CK ⁴	0.833	<0.937	0.833	<0.937	Reserved		ns
CL = 17	CL = 20	CWL = 12, 16	^t CK ⁴	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns

Table 139: DDR4-2400 Speed Bins and Operating Conditions

DDR3-2400 Speed Bin				-083F		-083E		-083		Units
CL- <i>n</i> RCD- <i>n</i> RP				15-15-15		16-16-16		17-17-17		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
CL = 18	CL = 21	CWL = 12, 16	t _{CK}	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
Supported CL settings				9, 10, 12, 14–18		9, 11–18		10–18		nCK
Supported CL settings with read DBI				10, 12, 14, 16, 18–21		11, 13–16, 18–21		12–16, 18–21		nCK
Supported CWL settings				9, 10, 11, 12, 14, 16		9, 10, 11, 12, 14, 16		9, 10, 11, 12, 14, 16		nCK

- Notes: 1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
2. When operating in $2t_{CK}$ WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range.
3. The programmed value of CWL must be less than or equal to programmed value of CL.
4. $t_{CK}(AVG)$ MIN.
5. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if $t_{CK}(MIN) = 0.938ns$ and $t_{RP} = 14.06ns$, then t_{RP} would require 15nCKs (14.06ns/ 0.938ns), but if $t_{CK}(MIN) = 0.937ns$ and $t_{RP} = 14.06ns$, then t_{RP} would still require 15nCKs (14.06ns/ 0.938ns) and not 16nCKs (14.06ns/ 0.937ns).

Table 140: DDR4-2666 Speed Bins and Operating Conditions

DDR3-2666 Speed Bin				-075F		-075E		-075		Units
CL- <i>n</i> RCD- <i>n</i> RP				17-17-17		18-18-18		19-19-19		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
Internal READ command to first data			^t AA	12.75	18.00	13.5	18.00	14.25 ⁵	18.00	ns
Internal READ command to first data with read DBI enabled			^t AA_DBI	^t AA(MIN) + 3 <i>n</i> CK	–	^t AA(MIN) + 3 <i>n</i> CK	–	^t AA(MAX) + 3 <i>n</i> CK	–	ns
ACTIVATE to internal READ or WRITE delay time			^t RCD	12.75	–	13.5	–	14.16	–	ns
PRECHARGE command period			^t RP	12.75	–	13.5	–	14.16	–	ns
ACTIVATE-to-PRECHARGE command period			^t RAS	32	9 x ^t REFI	32	9 x ^t REFI	32	9 x ^t REFI	ns
ACTIVATE-to-ACTIVATE or REFRESH command period			^t RC	^t RAS + ^t RP	–	^t RAS + ^t RP	–	^t RAS + ^t RP	–	ns
READ: non-DBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	^t CK ⁴	1.5	1.6	1.5	1.6	Reserved		ns
CL = 10	CL = 12	CWL = 9	^t CK ⁴	1.5	1.6	1.5	1.6	1.5	1.6	ns
CL = 10	CL = 12	CWL = 9, 11	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	^t CK ⁴	1.25	<1.5	1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	^t CK ⁴	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns

Table 140: DDR4-2666 Speed Bins and Operating Conditions

DDR3-2666 Speed Bin				-075F		-075E		-075		Units
CL- <i>n</i> RCD- <i>n</i> RP				17-17-17		18-18-18		19-19-19		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
CL = 12	CL = 14	CWL = 10, 12	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 13	CL = 15	CWL = 10, 12	^t CK ⁴	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 16	CWL = 10, 12	^t CK ⁴	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 17	CWL = 11, 14	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 15	CL = 18	CWL = 11, 14	^t CK ⁴	0.937 ⁶	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 16	CL = 19	CWL = 11, 14	^t CK ⁴	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 15	CL = 18	CWL = 12, 16	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 16	CL = 19	CWL = 12, 16	^t CK ⁴	0.833	<0.937	Reserved		Reserved		ns
CL = 17	CL = 20	CWL = 12, 16	^t CK ⁴	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
CL = 18	CL = 21	CWL = 12, 16	^t CK ⁴	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
CL = 17	CL = 20	CWL = 14, 18	^t CK ⁴	0.750	<0.833	Reserved		Reserved		ns
CL = 18	CL = 21	CWL = 14, 18	^t CK ⁴	0.750	<0.833	0.750	<0.833	Reserved		ns
CL = 19	CL = 22	CWL = 14, 18	^t CK ⁴	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns
CL = 20	CL = 23	CWL = 14, 18	^t CK ⁴	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns
Supported CL settings				9–20		9–20		9–20		<i>n</i> CK
Supported CL settings with read DBI				11, 12, 14–16, 18–23		11, 12, 14–16, 18–23		11, 12, 14–16, 18–23		<i>n</i> CK
Supported CWL settings				9, 10, 11, 12, 14, 16, 18		9, 10, 11, 12, 14, 16, 18		9, 10, 11, 12, 14, 16, 18		<i>n</i> CK

- Notes: 1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
2. When operating in $2t_{CK}$ WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range.
3. The programmed value of CWL must be less than or equal to programmed value of CL.
4. $t_{CK}^{(AVG)}$ MIN
5. The DRAM supports 13.92ns with CL13 operation, 14.07ns with CL15 operation, and 14.16ns with CL17 operation at defined clock rates.
6. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if $t_{CK}^{(MIN)} = 0.938ns$ and $t_{RP} = 14.06ns$, then t_{RP} would require 15nCKs ($14.06ns / 0.938ns$), but if $t_{CK}^{(MIN)} = 0.937ns$ and $t_{RP} = 14.06ns$, then t_{RP} would still require 15nCKs ($14.06ns / 0.938ns$) and not 16nCKs ($14.06ns / 0.937ns$).

Table 141: DDR4-2933 Speed Bins and Operating Conditions

DDR3-2933 Speed Bin				-068E		-068		-068D		Units
CL- <i>n</i> RCD- <i>n</i> RP				20-20-20		21-21-21		22-22-22		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
Internal READ command to first data			^t AA	13.64 ⁵	18.00	14.32 ⁵	18.00	15	18.00	ns
Internal READ command to first data with read DBI enabled			^t AA_DBI	^t AA(MIN) + 4 <i>n</i> CK	–	^t AA(MIN) + 4 <i>n</i> CK	–	^t AA(MAX) + 4 <i>n</i> CK	–	ns
ACTIVATE to internal READ or WRITE delay time			^t RCD	13.64	–	14.32 ⁵	–	15	–	ns
PRECHARGE command period			^t RP	13.64	–	14.32 ⁵	–	15	–	ns
ACTIVATE-to-PRECHARGE command period			^t RAS	32	9 x ^t REFI	32	9 x ^t REFI	32	9 x ^t REFI	ns
ACTIVATE-to-ACTIVATE or REFRESH command period			^t RC	^t RAS + ^t RP	–	^t RAS + ^t RP	–	^t RAS + ^t RP	–	ns
READ: non-DBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	^t CK ⁴	1.5	1.6	Reserved		Reserved		ns
CL = 10	CL = 12	CWL = 9	^t CK ⁴	1.5	1.6	1.5	1.6	1.5	1.6	ns
CL = 10	CL = 12	CWL = 9, 11	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	^t CK ⁴	1.25	<1.5	1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	^t CK ⁴	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 10, 12	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 13	CL = 15	CWL = 10, 12	^t CK ⁴	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 16	CWL = 10, 12	^t CK ⁴	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 17	CWL = 11, 14	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 15	CL = 18	CWL = 11, 14	^t CK ⁴	0.937 ⁶	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 16	CL = 19	CWL = 11, 14	^t CK ⁴	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 15	CL = 18	CWL = 12, 16	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 16	CL = 19	CWL = 12, 16	^t CK ⁴	Reserved		Reserved		Reserved		ns
CL = 17	CL = 20	CWL = 12, 16	^t CK ⁴	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
CL = 18	CL = 21	CWL = 12, 16	^t CK ⁴	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
CL = 17	CL = 20	CWL = 14, 18	^t CK ⁴	Reserved		Reserved		Reserved		ns

Table 141: DDR4-2933 Speed Bins and Operating Conditions

DDR3-2933 Speed Bin				-068E		-068		-068D		Units
CL- <i>n</i> RCD- <i>n</i> RP				20-20-20		21-21-21		22-22-22		
Parameter			Symbol	Min	Max	Min	Max	Min	Max	
CL = 18	CL = 21	CWL = 14, 18	t _{CK} ⁴	Reserved		Reserved		Reserved		ns
CL = 19	CL = 22	CWL = 14, 18	t _{CK} ⁴	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns
CL = 20	CL = 23	CWL = 14, 18	t _{CK} ⁴	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns
Supported CL settings				9–22		10–22		10, 12, 14, 16, 18, 20		<i>n</i> CK
Supported CL settings with read DBI				11–24, 26		12–24, 26		12, 14, 16, 19, 21, 23, 26		<i>n</i> CK
Supported CWL settings				9, 10, 11, 12, 14, 16, 18, 20		9, 10, 11, 12, 14, 15, 16, 18, 20		9, 10, 11, 12, 14, 15, 16, 18, 20		<i>n</i> CK

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
 2. When operating in $2t_{CK}$ WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable t_{CK} range.
 3. The programmed value of CWL must be less than or equal to programmed value of CL.
 4. t_{CK}^4 (AVG) MIN.
 5. The DRAM supports 13.5ns with CL9 operation.
 6. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if t_{CK}^4 (MIN) = 0.938ns and t_{RP} = 14.06ns, then t_{RP} would require 15nCKs (14.06ns/ 0.938ns), but if t_{CK}^4 (MIN) = 0.937ns and t_{RP} = 14.06ns, then t_{RP} would still require 15nCKs (14.06ns/ 0.938ns) and not 16nCKs (14.06ns/ 0.937ns).

Refresh Parameters By Device Density

Table 142: Refresh Parameters by Device Density

Parameter	Symbol	2Gb	4Gb	8Gb	16Gb	Unit	Notes
REF command to ACT or REF command time	t_{RFC} (All bank groups)	160	260	350	350	ns	
Average periodic refresh interval	t_{REFI} $0^{\circ}\text{C} \leq T_C \leq 85^{\circ}\text{C}$	7.8	7.8	7.8	3.9	μs	
	$0^{\circ}\text{C} < T_C \leq 95^{\circ}\text{C}$	3.9	3.9	3.9	1.95	μs	1

Notes: 1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if the devices support these options or requirements.

Electrical Characteristics and AC Timing Parameters

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 1 of 9)

Parameter		Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Clock Timing												
Clock period average: DLL disable mode		$t_{CK}^{(DLL_OFF)}$	8	–	8	–	8	–	8	–	ns	
Clock period average: DLL enable mode		$t_{CK}^{(AVG)}, (DLL_ON)$	1.25	1.6	1.071	1.6	0.937	1.6	0.833	1.6	ns	13
High pulse width average		$t_{CH}^{(AVG)}$	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	CK	
Low pulse width average		$t_{CL}^{(AVG)}$	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	CK	
Clock period jitter	Total	$t_{JIT_PER_TOT}^{(AVG)}$	–63	63	–54	54	–47	47	–42	42	ps	
	Deterministic	$t_{JIT_PER_DJ}^{(AVG)}$	–31	31	–27	27	–23	23	–21	21	ps	
	DLL locking	$t_{JIT_PER_LCK}^{(AVG)}$	–50	50	–43	43	–38	38	–33	33	ps	
Clock absolute period		$t_{CK}^{(ABS)}$	MIN = $t_{CK}^{(AVG)}_{MIN} + t_{JIT_PER_TOT_MIN}^{(AVG)}$; MAX = $t_{CK}^{(AVG)}_{MAX} + t_{JIT_PER_TOT_MAX}^{(AVG)}$								ps	
Clock absolute high pulse width		$t_{CH}^{(ABS)}$	0.45	–	0.45	–	0.45	–	0.45	–	$t_{CK}^{(AVG)}$	
Clock absolute low pulse width		$t_{CL}^{(ABS)}$	0.45	–	0.45	–	0.45	–	0.45	–	$t_{CK}^{(AVG)}$	
Cycle-to-cycle jitter	Total	$t_{JIT_CC_TOT}^{(AVG)}$	125		107		94		83		ps	
	Deterministic	$t_{JIT_CC_DJK}^{(AVG)}$	63		54		47		42		ps	
	DLL locking	$t_{JIT_CC_LCK}^{(AVG)}$	100		86		75		67		ps	
Cumulative error across	2 cycles	$t_{ERR_2PER}^{(AVG)}$	–92	92	–79	79	–69	69	–61	61	ps	
	3 cycles	$t_{ERR_3PER}^{(AVG)}$	–109	109	–94	94	–82	82	–73	73	ps	
	4 cycles	$t_{ERR_4PER}^{(AVG)}$	–121	121	–104	104	–91	91	–81	81	ps	
	5 cycles	$t_{ERR_5PER}^{(AVG)}$	–131	131	–112	112	–98	98	–87	87	ps	
	6 cycles	$t_{ERR_6PER}^{(AVG)}$	–139	139	–119	119	–104	104	–92	92	ps	
	7 cycles	$t_{ERR_7PER}^{(AVG)}$	–145	145	–124	124	–109	109	–97	97	ps	
	8 cycles	$t_{ERR_8PER}^{(AVG)}$	–151	151	–129	129	–113	113	–101	101	ps	
	9 cycles	$t_{ERR_9PER}^{(AVG)}$	–156	156	–134	134	–120	120	–104	104	ps	
	10 cycles	$t_{ERR_10PER}^{(AVG)}$	–160	160	–137	137	–123	123	–107	107	ps	
	11 cycles	$t_{ERR_11PER}^{(AVG)}$	–164	164	–141	141	–126	126	–110	110	ps	
	12 cycles	$t_{ERR_12PER}^{(AVG)}$	–168	168	–144	144	–129	129	–112	112	ps	
	$n = 13, 14 \dots 49, 50$ cycles	$t_{ERR_nPER}^{(AVG)}$	$t_{ERR_nPER}^{(AVG)}_{MIN} = (1 + 0.68\ln[n]) \times t_{JIT_PER_MIN}^{(AVG)}$ $t_{ERR_nPER}^{(AVG)}_{MAX} = (1 + 0.68\ln[n]) \times t_{JIT_PER_MAX}^{(AVG)}$								ps	

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 2 of 9)

Parameter		Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
DQ Input Timing												
Data setup time to DQS, DQS#	Base (calibrated V _{REF})	t ^{DS}	Refer to DQ Input Receiver Specification section (approximately 0.15t ^{CK} to 0.35t ^{CK})								–	
	Non-calibrated V _{REF}	t ^{PDA_S}	minimum of 0.5ui								UI	
Data hold time from DQS, DQS#	Base (calibrated V _{REF})	t ^{DH}	Refer to DQ Input Receiver Specification section (approximately 0.15t ^{CK} to 0.35t ^{CK})								–	
	Non-calibrated V _{REF}	t ^{PDA_H}	minimum of 0.5ui								UI	
Minimum data pulse width		t ^{DIPW}	0.58	–	0.58	–	0.58	–	0.58	–	UI _d	
DQ Output Timing												
DQS, DQS# to DQ skew, per access		t ^{DQSQ}	–	0.16	–	0.16	–	0.16	–	0.16	UI _d	
DQ output hold time from DQS, DQS#		t ^{QH}	0.76	–	0.76	–	0.76	–	0.74	–	UI _d	
Data valid window per device: t ^{QH} - t ^{DQSQ} for a device		t ^{DVW_d}	0.63	–	0.63	–	0.64	–	0.64	–	UI _d	
Data valid window per device per pin: t ^{QH} - t ^{DQSQ} per pin for a device		t ^{DVW_p}	0.66	–	0.66	–	0.69	–	0.72	–	UI _d	
DQ Low-Z time from CK, CK#		t ^{LZ} (DQ)	–450	225	–390	195	–360	180	–300	150	ps	
DQ High-Z time from CK, CK#		t ^{HZ} (DQ)	–	225	–	195	–	180	–	150	ps	
DQ Strobe Input Timing												
DQS, DQS# rising to CK, CK# rising		t ^{DQSS}	–0.27	0.27	–0.27	0.27	–0.27	0.27	–0.27	0.27	CK	
DQS, DQS# differential input low pulse width		t ^{DQSL}	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	CK	
DQS, DQS# differential input high pulse width		t ^{DQSH}	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	CK	
DQS, DQS# falling setup to CK, CK# rising		t ^{DSS}	0.18	–	0.18	–	0.18	–	0.18	–	CK	
DQS, DQS# falling hold from CK, CK# rising		t ^{DSH}	0.18	–	0.18	–	0.18	–	0.18	–	CK	
DQS, DQS# differential WRITE preamble		t ^{WPRE}	0.9	–	0.9	–	0.9	–	0.9	–	CK	
DQS, DQS# differential WRITE postamble		t ^{WPST}	0.33	–	0.33	–	0.33	–	0.33	–	CK	
DQ Strobe Output Timing												
DQS, DQS# rising to/from rising CK, CK#		t ^{DQSCK}	–225	225	–195	195	–180	180	–175	175	ps	
DQS, DQS# rising to/from rising CK, CK# when DLL is disabled		t ^{DQSCKi}	–	370	–	330	–	310	–	290	ns	
DQS, DQS# differential output high time		t ^{QSH}	0.38	–	0.38	–	0.38	–	0.38	–	CK	
DQS, DQS# differential output low time		t ^{QSL}	0.38	–	0.38	–	0.38	–	0.38	–	CK	
DQS, DQS# Low-Z time (RL - 1)		t ^{LZ} (DQS)	–450	225	–390	195	–360	180	–300	150	ps	
DQS, DQS# High-Z time (RL + BL/2)		t ^{HZ} (DQS)	–	225	–	195	–	180	–	150	ps	
DQS, DQS# differential READ preamble		t ^{RPRE}	0.9	–	0.9	–	0.9	–	0.9	–	150	
DQS, DQS# differential READ postamble		t ^{RPST}	0.33	–	0.33	–	0.33	–	0.33	–	CK	

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 3 of 9)

Parameter		Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Command and Address Timing												
DLL locking time		t_{DLLK}	597	–	597	–	768	–	768	–	CK	2, 4
CMD, ADDR setup time to CK _t , CK _c referenced to V _{IH(AC)} and V _{IL(AC)} levels	Base	t_{IS}	115	–	100	–	80	–	62	–	ps	
	V _{REFCA}	t_{ISREF}	215	–	200	–	180	–	162	–	ps	
CMD, ADDR hold time to CK _t , CK _c referenced to V _{IH(DC)} and V _{IL(DC)} levels	Base	t_{IH}	140	–	125	–	105	–	87	–	ps	
	V _{REFCA}	t_{IHREF}	215	–	200	–	180	–	162	–	ps	
Minimum CTRL, CMD, ADDR pulse width		t_{IPW}	600	–	525	–	460	–	410	–	ps	
ACTIVATE to internal READ or WRITE delay		t_{RCD}	See Speed Bin Tables for t_{RCD}								ns	
PRECHARGE command period		t_{RP}	See Speed Bin Tables for t_{RP}								ns	
ACTIVATE-to-PRECHARGE command period		t_{RAS}	See Speed Bin Tables for t_{RAS}								ns	13
ACTIVATE-to-ACTIVATE command period		t_{RC}	See Speed Bin Tables for t_{RC}								ns	13
ACTIVATE-to-ACTIVATE command period to different bank groups for 1/2KB page size		t_{RRD_S} (1/2KB)	MIN = greater of 4CK or 5ns		MIN = greater of 4CK or 4.2ns		MIN = greater of 4CK or 3.7ns		MIN = greater of 4CK or 3.3ns		CK	1
ACTIVATE-to-ACTIVATE command period to different bank groups for 1KB page size		t_{RRD_S} (1KB)	MIN = greater of 4CK or 5ns		MIN = greater of 4CK or 4.2ns		MIN = greater of 4CK or 3.7ns		MIN = greater of 4CK or 3.3ns		CK	1
ACTIVATE-to-ACTIVATE command period to different bank groups for 2KB page size		t_{RRD_S} (2KB)	MIN = greater of 4CK or 6ns		MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 5.3ns		CK	1
ACTIVATE-to-ACTIVATE command period to same bank groups for 1/2KB page size		t_{RRD_L} (1/2KB)	MIN = greater of 4CK or 6ns		MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 4.9ns		CK	1
ACTIVATE-to-ACTIVATE command period to same bank groups for 1KB page size		t_{RRD_L} (1KB)	MIN = greater of 4CK or 6ns		MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 4.9ns		CK	1
ACTIVATE-to-ACTIVATE command period to same bank groups for 2KB page size		t_{RRD_L} (2KB)	MIN = greater of 4CK or 7.5ns		MIN = greater of 4CK or 6.4ns		MIN = greater of 4CK or 6.4ns		MIN = greater of 4CK or 6.4ns		CK	1
Four ACTIVATE windows for 1/2KB page size		t_{FAW} (1/2KB)	MIN = greater of 16CK or 20ns		MIN = greater of 16CK or 17ns		MIN = greater of 16CK or 15ns		MIN = greater of 16CK or 13ns		CK	1
Four ACTIVATE windows for 1KB page size		t_{FAW} (1KB)	MIN = greater of 20CK or 25ns		MIN = greater of 20CK or 23ns		MIN = greater of 20CK or 21ns		MIN = greater of 20CK or 21ns		ns	
Four ACTIVATE windows for 2KB page size		t_{FAW} (2KB)	MIN = greater of 28CK or 35ns		MIN = greater of 28CK or 30ns		MIN = greater of 28CK or 30ns		MIN = greater of 28CK or 30ns		ns	
Write recovery time		t_{WR}	MIN = 15ns								ns	6, 10, 1
		t_{WR_2}	MIN = 1CK + t_{WR}								CK	6, 11, 1

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 4 of 9)

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write recovery time when CRC and DM are both enabled	$t_{WR_CRC_DM}$	MIN = t_{WR} + greater of (4CK or 3.75ns)		MIN = t_{WR} + greater of (5CK or 3.75ns)						ns	7, 10, 1
	$t_{WR_CRC_DM_2}$	MIN = 1CK + $t_{WR_CRC_DM}$								CK	7, 11, 1
Delay from start of internal WRITE transaction to internal READ command	t_{WTR_L}	MIN = greater of 4CK or 7.5ns								CK	6, 10, 1
	$t_{WTR_L_2}$	MIN = 1CK + t_{WTR_L}								CK	6, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Same bank group when CRC and DM are both enabled	$t_{WTR_L_CRC_DM}$	MIN = t_{WR} + greater of (4CK or 3.75ns)		MIN = t_{WR} + greater of (5CK or 3.75ns)						CK	7, 10, 1
	$t_{WTR_L_CRC_DM_2}$	MIN = 1CK + $t_{WTR_L_CRC_DM}$								CK	7, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Different bank group	t_{WTR_S}	MIN = greater of (2CK or 2.5ns)								CK	6, 8, 9, 10, 1
	$t_{WTR_S_2}$	MIN = 1CK + t_{WTR_S}								CK	6, 8, 9, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Different bank group when CRC and DM are both enabled	$t_{WTR_S_CRC_DM}$	MIN = t_{WR} + greater of (4CK or 3.75ns)		MIN = t_{WR} + greater of (5CK or 3.75ns)						CK	7, 8, 9, 10, 1
	$t_{WTR_S_CRC_DM_2}$	MIN = 1CK + $t_{WTR_S_CRC_DM}$								CK	7, 8, 9, 11, 1
READ-to-PRECHARGE time	t_{RTP}	MIN = greater of 4CK or 7.5n								CK	1
CAS#-to-CAS# command delay to different bank group	t_{CCD_S}	4	–	4	–	4	–	4	–	CK	
CAS#-to-CAS# command delay to same bank group	t_{CCD_L}	MIN = greater of 4CK or 6.25n	–	MIN = greater of 4CK or 5.355n	–	MIN = greater of 4CK or 5.355n	–	MIN = greater of 4CK or 5n	–	CK	15
Auto precharge write recovery + precharge time	$t_{DAL(MIN)}$	MIN = WR + ROUNDUP t_{RP}/t_{CK} (AVG); MAX = n/a								CK	
MRS Command Timing											
MRS command cycle time	t_{MRD}	8	–	8	–	8	–	8	–	CK	
MRS command cycle time in PDA mode	t_{MRD_PDA}	MIN = greater of (16nCK; 10ns)								CK	1
MRS command cycle time in CAL mode	t_{MRD_CAL}	MIN = t_{MOD} + t_{CAL}								CK	
MRS command update delay	t_{MOD}	MIN = t_{MOD}								CK	1
MRS command update delay in PDA mode	t_{MOD_PDA}	MIN = greater of (24nCK; 15ns)								CK	
MRS command update delay in CAL mode	t_{MOD_CAL}	MIN = t_{MOD} + t_{CAL}								CK	

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 5 of 9)

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
MRS command to DQS drive in preamble training	^t SDO	MIN = ^t MOD + 9ns									
MPR Command Timing											
Multipurpose register recovery time	^t MPRR	MIN = 1CK								CK	
Multipurpose register write recovery time	^t WR_MPRR	MIN = ^t MOD + AL + PL									
CRC Error Reporting Timing											
CRC error to ALERT_n latency	^t CRC_ALERT	3	13	3	13	3	13	3	13	ns	
CRC ALERT_n pulse width	^t CRC_ALERT_P_W	6	10	6	10	6	10	6	10	CK	
CA Parity Timing											
Parity latency	PL	4	–	4	–	4	–	5	–	CK	
Commands uncertain to be executed during this time	^t PAR_UNKN_OWN	–	PL	–	PL	–	PL	–	PL	CK	
Delay from errant command to ALERT_n assertion	^t PAR_ALERT_ON	–	PL + 6ns	–	PL + 6ns	–	PL + 6ns	–	PL + 6ns	CK	
Pulse width of ALERT_n signal when asserted	^t PAR_ALERT_PW	48	96	56	112	64	128	72	144	CK	
Time from alert asserted until DES commands required in persistent CA parity mode	^t PAR_ALERT_RSP	–	43	–	50	–	57	–	64	CK	
CAL Timing											
CS_n to command address latency	^t CAL	3	–	4	–	4	–	5	–	CK	
CS_n to command address latency	^t CALg	N/A	–	N/A	–	N/A	–	N/A	–	CK	
MPSM Timing											
Command path disable delay upon MPSM entry	^t MPED	MIN = ^t MOD (MIN) + ^t CPDED (MIN)								CK	1
Valid clock requirement after MPSM entry	^t CKMPE	MIN = ^t MOD (MIN) + ^t CPDED (MIN)								CK	1
Valid clock requirement before MPSM exit	^t CKMPX	MIN = ^t CK - ^t SRX (MIN)								CK	1
Exit MPSM to commands not requiring a locked DLL	^t XMP	^t SX (MIN)								CK	
Exit MPSM to commands requiring a locked DLL	^t XMPDLL	MIN = ^t XMP (MIN) + ^t XSDLL (MIN)								CK	1
CS setup time to CKE	^t MPX_S	MIN = ^t IS (MIN) + ^t IH (MIN)								ns	
CS_n HIGH hold time to CKE rising edge	^t MPX_HH	MIN = ^t XP								ns	
CS_n LOW hold time to CKE rising edge	^t MPX_LH	12	^t XMP-10ns	12	^t XMP-10ns	12	^t XMP-10ns	12	^t XMP-10ns	ns	
Connectivity Test Timing											

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 6 of 9)

Parameter		Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
TEN pin HIGH to CS_n LOW – Enter CT mode		t ^{CT_Enable}	200	–	200	–	200	–	200	–	ns	
CS_n LOW and valid input to valid output		t ^{CT_Valid}	–	200	–	200	–	200	–	200	ns	
CK_t, CK_c valid and CKE HIGH after TEN goes HIGH		t ^{CTEXT_Valid}	10	–	10	–	10	–	10	–	ns	
Calibration and V _{REFDQ} Train Timing												
ZQCL command: Long calibration time	POWER-UP and RESET operation	t ^{ZQ_INIT}	1024	–	1024	–	1024	–	1024	–	CK	
	Normal operation	t ^{ZQ_OPER}	512	–	512	–	512	–	512	–	CK	
ZQCS command: Short calibration time		t ^{ZQ_CS}	128	–	128	–	128	–	128	–	CK	
The V _{REF} increment/decrement step time		t ^{ZV_REF_time}	MIN = 150ns									
Enter V _{REFDQ} training mode to the first write or V _{REFDQ} MRS command delay		t ^{ZV_REFDQE}	MIN = 150ns								ns	1
Exit V _{REFDQ} training mode to the first WRITE command delay		t ^{ZV_REFDQX}	MIN = 150ns								ns	1
Initialization and Reset Timing												
Exit reset from CKE HIGH to a valid command		t ^{XPR}	MIN = greater of 5CK or t ^{RFC} + 10ns								CK	1
RESET_L pulse low after power stable		t ^{PW_REST_S}	0.1	–	0.1	–	0.1	–	0.1	–	μs	
RESET_L pulse low after power-up		t ^{PW_REST_L}	200	–	200	–	200	–	200	–	μs	
Begin power supply ramp to power supplies stable		t ^{V_DDP}	MIN = N/A; MAX = 200								ms	
RESET# LOW to power supplies stable		t ^{RPS}	MIN = 0; MAX = 0								ms	
RESET# LOW to I/O and R _{TT} High-Z		t ^{IOz}	MIN = N/A; MAX = undefined								ns	
Refresh Timing												
REFRESH-to-ACTIVATE or REFRESH command period (all bank groups)	4Gb	t ^{RFC1}	MIN = 260								ns	1, 12
		t ^{RFC2}	MIN = 160								ns	1, 12
		t ^{RFC4}	MIN = 110								ns	1, 12
	8Gb	t ^{RFC1}	MIN = 350								ns	1, 12
		t ^{RFC2}	MIN = 260								ns	1, 12
		t ^{RFC4}	MIN = 160								ns	1, 12
	16Gb	t ^{RFC1}	MIN = 350								ns	1, 12
		t ^{RFC2}	MIN = 260								ns	1, 12
		t ^{RFC4}	MIN = 160								ns	1, 12
Average periodic refresh interval	0° ≤ T _C ≤ 85°C	t ^{REFI}	MIN = N/A; MAX = 7.8								μs	12
	0° ≤ T _C ≤ 95°C		MIN = N/A; MAX = 3.9								μs	12

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 7 of 9)

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Self Refresh Timing											
Exit self refresh to commands not requiring a locked DLL SRX to commands not requiring a locked DLL in self refresh abort	^t XS	MIN = ^t RFC + 10ns								ns	1
	^t XS_ABORT	MIN = ^t RFC4 + 10ns								ns	1
Exit self refresh to ZQCL, ZQCR, and MRS (CL, CWL, WR, RTP, and gear-down)	^t XS_FAST	MIN = ^t RFC4 + 10ns								ns	1
Exit self refresh to commands requiring a locked DLL	^t XSDLL	MIN = ^t DLLK (MIN)								CK	1
Minimum CKE low pulse width for self refresh entry to self refresh exit timing	^t CKESR	MIN = ^t CKE (MIN) + 1nCK								CK	1
Minimum CKE low pulse width for self refresh entry to self refresh exit timing when CA parity is enabled	^t CKESR_par	MIN = ^t CKE (MIN) + 1nCK + PL								CK	1
Valid clocks after self refresh entry or power-down entry	^t CKSRE	MIN = greater of 5CK or 10ns								CK	1
Valid clocks after self refresh entry or power-down entry when CA parity is enabled	^t CKSRE_par	MIN = greater of 5CK or 10ns + PL								CK	1
Valid clocks before self refresh exit, power-down exit, or reset exit	^t CKSRX	MIN = greater of 5CK or 10ns								CK	1
Power-Down Timing											
Exit power-down with DLL on to any value command	^t XP	MIN = greater of 4CK or 6ns								CK	1
Exit precharge power-down with DLL frozen to commands not requiring a locked DLL when CA Parity is enabled	^t XP_PAR	MIN = (greater of 4CK or 6ns) + PL								CK	1
CKE MIN pulse width	^t CKE (MIN)	MIN = greater of 3CK or 5ns								CK	1
Command pass disable delay	^t CPDED	4	–	4	–	4	–	4	–	CK	
Power-down entry to power-down exit timing	^t PD	MIN = ^t CKE (MIN); MAX = 9 x ^t REFI								CK	
Begin power-down period prior to CKE registered HIGH	^t ANPD	WL - 1CK								CK	
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of ^t ANPD or ^t RFC - REFRESH command to CKE LOW time								CK	
Power-down exit period: ODT either synchronous or asynchronous	PDX	^t ANPD + ^t XPDLL								CK	

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 8 of 9)

Parameter		Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Power-Down Entry Minimum Timing												
ACTIVATE command to power-down entry		^t ACTPDEN	1	–	1	–	2	–	2	–	CK	
PRECHARGE/PRECHARGE ALL command to power-down entry		^t PRPDEN	1	–	1	–	2	–	2	–	CK	
REFRESH command to power-down entry		^t REFPDEN	1	–	1	–	2	–	2	–	CK	1
MRS command to power-down entry		^t MRSPDEN	MIN = ^t MOD (MIN)								CK	1
READ/READ with auto precharge command to power-down entry		^t RDPDEN	MIN = RL + 4 + 1								CK	1
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	^t WRPDEN	MIN = WL + 4 + ^t WR/ ^t CK (AVG)								CK	1
	BC4MRS	^t WRPBC4DEN	MIN = WL + 2 + ^t WR/ ^t CK (AVG)								CK	1
WRITE with auto precharge command to power-down entry	BL8 (OTF, MRS) BC4OTF	^t WRAPDEN	MIN = WL + 4 + WR + 1								CK	1
	BC4MRS	^t WRAPBC4DEN	MIN = WL + 2 + WR + 1								CK	1
ODT Timing												
Direct ODT turn-on latency		DODTL on	WL - 2 = CWL + AL - 2CK								CK	
Direct ODT turn-off latency		DODTL off	WL - 2 = CWL + AL - 2CK								CK	
R _{TT} dynamic change skew		^t ADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	
Asynchronous R _{TT(NOM)} turn-on delay (with DLL off)		^t AONAS	1	9	1	9	1	9	1	9	ns	
Asynchronous R _{TT(NOM)} turn-off delay (with DLL off)		^t AOFAS	1	9	1	9	1	9	1	9	ns	
ODT HIGH time with WRITE command and BL8	ODTH8 1 ^t CK	6	–	6	–	6	–	6	–	CK		
	ODTH8 2 ^t CK	7	–	7	–	7	–	7	–	CK		
ODT HIGH time without WRITE command or with WRITE command and BC4	ODTH4 1 ^t CK	4	–	4	–	4	–	4	–	CK		
	ODTH4 2 ^t CK	5	–	5	–	5	–	5	–	CK		
Write Leveling Timing												
First DQS, DQS# rising edge		^t WLMRD	40	–	40	–	40	–	40	–	CK	
DQS, DQS# delay		^t WLDQSEN	25	–	25	–	25	–	25	–	CK	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing		^t WLS	0.13	–	0.13	–	0.13	–	0.13	–	CK	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing		^t WLH	0.13	–	0.13	–	0.13	–	0.13	–	CK	
Write leveling output delay		^t WLO	0	9.5	0	9.5	0	9.5	0	9.5	ns	
Write leveling output error		^t WLOE	0	2	0	2	0	2	0	2	ns	

Table 143: Electrical Characteristics and AC Operating Conditions (Sheet 9 of 9)

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Gear-Down Timing (Not Supported Below DDR4-2666)											
Exit reset from CKE HIGH to a valid MRS gear-down	^t XPR_GEAR	N/A		N/A		N/A		N/A		CK	
CKE HIGH assert to gear-down enable time)	^t XS_GEAR	N/A		N/A		N/A		N/A		CK	
MRS command to sync pulse time	^t SYNC_GEAR	N/A		N/A		N/A		N/A		CK	
Sync pulse to first valid command	^t CMD_GEAR	N/A		N/A		N/A		N/A		CK	
Gear-down setup time	^t GEAR_setup	N/A	–	N/A	–	N/A	–	N/A	–	CK	
Gear-down hold time	^t GEAR_hold	N/A	–	N/A	–	N/A	–	N/A	–	CK	

- Notes:
- Maximum limit not applicable.
 - t_{CCD_L} and t_{DLLK} should be programmed according to the value defined per operating frequency. t_{DLLK} value is defined in MRx (x is TBD).
 - Although unlimited row accesses to the same row is allowed within the refresh period, excessive row accesses to the same row over a long term can result in degraded operation.
 - Data rate is less than or equal to 1333 Mbps.
 - Data rate is less than or equal to TBD.
 - WRITE-to-READ when CRC and DM are both not enabled.
 - WRITE-to-READ delay when CRC and DM are both enabled.
 - The start of internal write transactions is defined as follows:
 - For BL8 (fixed by MRS and on-the-fly): rising clock edge four clock cycles after WL
 - For BC4 (on-the-fly): rising clock edge four clock cycles after WL
 - For BC4 (fixed by MRS): rising clock edge two clock cycles after WL
 - For these parameters, the device supports $t_{nPARAM} [nCK] = RU\{t_{PARAM} [ns]/t_{CK}(AVG) [ns]\}$, in clock cycles, assuming all input clock jitter specifications are satisfied.
 - When operating in $1t_{CK}$ WRITE preamble mode
 - When operating in $2t_{CK}$ WRITE preamble mode
 - When CA parity mode is selected and the DLLoff mode is used, each REF command requires an additional "PL" added to t_{RFC} refresh time.
 - DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime and/or reduction in data retention ability.
 - Applicable from $t_{CK} (AVG) MIN$ to $t_{CK} (AVG) MAX$ as stated in the Speed Bin tables.
 - JEDEC specifies a minimum of five clocks.

Electrical Characteristics and AC Timing Parameters: 2666 Through 3200

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 1 of 9)

Parameter		Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Clock Timing												
Clock period average: DLL disable mode		$t_{CK}^{(DLL_OFF)}$	8	–	8	–					ns	
Clock period average: DLL enable mode		$t_{CK}^{(AVG)}, (DLL_ON)$	0.75	1.6	0.682	1.6					ns	14
High pulse width average		$t_{CH}^{(AVG)}$	0.48	0.52	0.48	0.52					CK	
Low pulse width average		$t_{CL}^{(AVG)}$	0.48	0.52	0.48	0.52					CK	
Clock period jitter	Total	$t_{JIT_PER_TOT}$	–38	38	–34	34					ps	
	Deterministic	$t_{JIT_PER_DJ}$	–19	19	–17	17					ps	
	DLL locking	$t_{JIT_PER, LCK}$	–30	30	–27	27					ps	
Clock absolute period		$t_{CK}^{(ABS)}$	MIN = $t_{CK}^{(AVG)}_{MIN} + t_{JIT_PER_TOT_MIN}$; MAX = $t_{CK}^{(AVG)}_{MAX} + t_{JIT_PER_TOT_MAX}$								ps	
Clock absolute high pulse width		$t_{CH}^{(ABS)}$	0.45	–	0.45	–					$t_{CK}^{(AVG)}$	
Clock absolute low pulse width		$t_{CL}^{(ABS)}$	0.45	–	0.45	–					$t_{CK}^{(AVG)}$	
Cycle-to-cycle jitter	Total	$t_{JIT_CC_TOT}$	75		–68						ps	
	Deterministic	$t_{JIT_CC_DJK}$	38		–34						ps	
	DLL locking	$t_{JIT_CC, LCK}$	60		–68						ps	
Cumulative error across	2 cycles	t_{ERR_2PER}	–55	55	–50	50					ps	
	3 cycles	t_{ERR_3PER}	–66	66	–59	59					ps	
	4 cycles	t_{ERR_4PER}	–73	73	–66	66					ps	
	5 cycles	t_{ERR_5PER}	–79	79	–71	71					ps	
	6 cycles	t_{ERR_6PER}	–83	83	–75	75					ps	
	7 cycles	t_{ERR_7PER}	–87	87	–79	79					ps	
	8 cycles	t_{ERR_8PER}	–91	91	–82	82					ps	
	9 cycles	t_{ERR_9PER}	–94	94	–85	85					ps	
	10 cycles	t_{ERR_10PER}	–96	96	–87	87					ps	
	11 cycles	t_{ERR_11PER}	–99	99	–89	89					ps	
	12 cycles	t_{ERR_12PER}	–101	101	–91	91					ps	
	$n = 13, 14 \dots 49, 50$ cycles	t_{ERR_nPER}	$t_{ERR_nPER_MIN} = (1 + 0.68\ln[n]) \times t_{JIT_PER_MIN}$ $t_{ERR_nPER_MAX} = (1 + 0.68\ln[n]) \times t_{JIT_PER_MAX}$								ps	

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 2 of 9)

Parameter		Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
DQ Input Timing												
Data setup time to DQS, DQS#	Base (calibrated V _{REF})	^t DS	Refer to DQ Input Receiver Specification section (approximately 0.15 ^t CK to 0.35 ^t CK)								–	
	Non-calibrated V _{REF}	^t PDA_S	minimum of 0.5ui								UI	
Data hold time from DQS, DQS#	Base (calibrated V _{REF})	^t DH	Refer to DQ Input Receiver Specification section (approximately 0.15 ^t CK to 0.35 ^t CK)								–	
	Non-calibrated V _{REF}	^t PDA_H	minimum of 0.5ui								UI	
DQ and DM minimum data pulse width		^t DIPW	0.58	–	0.58	–					UI _d	
DQ Output Timing (DLL enabled)												
DQS, DQS# to DQ skew, per access		^t DQSQ	–	0.18	–	0.18					UI _d	
DQ output hold time from DQS, DQS#		^t QH	0.74	–	0.74	–					UI _d	
Data valid window per device: ^t QH - ^t DQSQ for a device		^t DVW _d	0.63	–	0.63	–					UI _d	
Data valid window per device per pin: ^t QH - ^t DQSQ per pin for a device		^t DVW _p	0.72	–	0.72	–					UI _d	
DQ Low-Z time from CK, CK#		^t LZ (DQ)	–340	140	–330	135					ps	
DQ High-Z time from CK, CK#		^t HZ (DQ)	–	140	–	135					ps	
DQ Strobe Input Timing												
DQS _t , DQS _c rising edge to CK _t , CK _c rising edge for 1 ^t CKpreamble		^t DQSS _{1ck}	–0.27	0.27	–0.27	0.27					CK	
DQS _t , DQS _c rising edge to CK _t , CK _c rising edge for 2 ^t CKpreamble		^t DQSS _{2ck}	–0.5	0.5	–0.5	0.5					CK	
DQS, DQS# differential input low pulse width		^t DQSL	0.46	0.54	0.46	0.54					CK	
DQS, DQS# differential input high pulse width		^t DQSH	0.46	0.54	0.46	0.54					CK	
DQS, DQS# falling setup to CK, CK# rising		^t DSS	0.18	–	0.18	–					CK	
DQS, DQS# falling hold from CK, CK# rising		^t DSH	0.18	–	0.18	–					CK	
DQS, DQS# differential WRITE preamble		^t WPRE	0.9	–	0.9	–					CK	
DQS, DQS# differential WRITE postamble		^t WPST	0.33	–	0.33	–					CK	

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 3 of 9)

Parameter		Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
DQ Strobe Output Timing (DLL enabled)												
DQS, DQS# rising to/from rising CK, CK#		^t DQSK	-170	170	-165	165					ps	
DQS, DQS# rising to/from rising CK, CK# when DLL is disabled		^t DQSKi	-	270	-	265					ns	
DQS, DQS# differential output high time		^t QSH	0.40	-	0.40	-					CK	
DQS, DQS# differential output low time		^t QSL	0.40	-	0.40	-					CK	
DQS, DQS# Low-Z time (RL - 1)		^t LZ (DQS)	-340	140	-330	130					ps	
DQS, DQS# High-Z time (RL + BL/2)		^t HZ (DQS)	-	140	-	135					ps	
DQS, DQS# differential READ preamble		^t RPRE	0.9	-	0.9	-					CK	
DQS, DQS# differential READ postamble		^t RPST	0.33	-	0.33	-					CK	
Command and Address Timing												
DLL locking time		^t DLLK	854	-	940	-					CK	2, 3
CMD, ADDR setup time to CK _t , CK _c referenced to V _{IH(AC)} and V _{IL(AC)} levels	Base	^t IS	55	-	48	-					ps	
	V _{REFCA}	^t IS _{REF}	145	-	138	-					ps	
CMD, ADDR hold time to CK _t , CK _c referenced to V _{IH(DC)} and V _{IL(DC)} levels	Base	^t IH	80	-	73	-					ps	
	V _{REFCA}	^t IH _{REF}	145	-	138	-					ps	
Minimum CTRL, CMD, ADDR pulse width		^t IPW	385	-	365	-					ps	
ACTIVATE to internal READ or WRITE delay		^t RCD	See Speed Bin Tables for ^t RCD								ns	
PRECHARGE command period		^t RP	See Speed Bin Tables for ^t RP								ns	
ACTIVATE-to-PRECHARGE command period		^t RAS	See Speed Bin Tables for ^t RAS								ns	13
ACTIVATE-to-ACTIVATE command period		^t RC	See Speed Bin Tables for ^t RC								ns	13
ACTIVATE-to-ACTIVATE command period to different bank groups for 1/2KB page size		^t RRD _S (1/2KB)	MIN = greater of 4CK or 3.0ns		MIN = greater of 4CK or 3.0ns						CK	1
ACTIVATE-to-ACTIVATE command period to different bank groups for 1KB page size		^t RRD _S (1KB)	MIN = greater of 4CK or 3.0ns		MIN = greater of 4CK or 3.0ns						CK	1
ACTIVATE-to-ACTIVATE command period to different bank groups for 2KB page size		^t RRD _S (2KB)	MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 5.3ns						CK	1
ACTIVATE-to-ACTIVATE command period to same bank groups for 1/2KB page size		^t RRD _L (1/2KB)	MIN = greater of 4CK or 4.9ns		MIN = greater of 4CK or 4.9ns						CK	1
ACTIVATE-to-ACTIVATE command period to same bank groups for 1KB page size		^t RRD _L (1KB)	MIN = greater of 4CK or 4.9ns		MIN = greater of 4CK or 4.9ns						CK	1

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 4 of 9)

Parameter	Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes	
		Min	Max	Min	Max	Min	Max	Min	Max			
ACTIVATE-to-ACTIVATE command period to same bank groups for 2KB page size	^t RRD_L (2KB)	MIN = greater of 4CK or 6.4ns		MIN = greater of 4CK or 6.4ns						CK	1	
Four ACTIVATE windows for 1/2KB page size	^t FAW (1/2KB)	MIN = greater of 16CK or 12ns		MIN = greater of 16CK or 12ns						CK	1	
Four ACTIVATE windows for 1KB page size	^t FAW (1KB)	MIN = greater of 20CK or 21ns		MIN = greater of 20CK or 21ns						ns		
Four ACTIVATE windows for 2KB page size	^t FAW (2KB)	MIN = greater of 28CK or 30ns		MIN = greater of 28CK or 30ns						ns		
Write recovery time	^t WR	MIN = 15ns									ns	5, 10, 1
	^t WR ₂	MIN = 1CK + ^t WR									CK	5, 11, 1
Write recovery time when CRC and DM are both enabled	^t WR_CRC_DM	MIN = ^t WR + greater of (5CK or 3.75ns)									ns	6, 10, 1
	^t WR_CRC_DM ₂	MIN = 1CK + ^t WR_CRC_DM									CK	6, 11, 1
Delay from start of internal WRITE transaction to internal READ command	^t WTR_L	MIN = greater of 4CK or 7.5ns									CK	5, 10, 1
	^t WTR_L ₂	MIN = 1CK + ^t WTR_L									CK	5, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Same bank group when CRC and DM are both enabled	^t WTR_L_CRC_DM	MIN = ^t WR + greater of (5CK or 3.75ns)									CK	6, 10, 1
	^t WTR_L_CRC_DM ₂	MIN = 1CK + ^t WTR_L_CRC_DM									CK	6, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Different bank group	^t WTR_S	MIN = greater of (2CK or 2.5ns)									CK	5, 7, 8, 10, 1
	^t WTR_S ₂	MIN = 1CK + ^t WTR_S									CK	5, 7, 8, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Different bank group when CRC and DM are both enabled	^t WTR_S_CRC_DM	MIN = ^t WR + greater of (5CK or 3.75ns)									CK	6, 7, 8, 10, 1
	^t WTR_S_CRC_DM ₂	MIN = 1CK + ^t WTR_S_CRC_DM									CK	6, 7, 8, 11, 1
READ-to-PRECHARGE time	^t RTP	MIN = greater of 4CK or 7.5n									CK	1
CAS#-to-CAS# command delay to different bank group	^t CCD_S	4	–	4	–					CK		
CAS#-to-CAS# command delay to same bank group	^t CCD_L	MIN = greater of 4CK or 5n	–	MIN = greater of 4CK or 5n	–					CK	15	
Auto precharge write recovery + precharge time	^t DAL(MIN)	MIN = WR + ROUNDUP ^t RP/ ^t CK (AVG); MAX = n/a									CK	
MRS Command Timing												

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 5 of 9)

Parameter	Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
MRS command cycle time	t_{MRD}	9	–	10	–					CK	
MRS command cycle time in PDA mode	t_{MRD_PDA}	MIN = greater of (16nCK; 10ns)								CK	1
MRS command cycle time in CAL mode	t_{MRD_CAL}	MIN = $t_{MOD} + t_{CAL}$								CK	
MRS command update delay	t_{MOD}	MIN = greater of (24nCK; 15ns)								CK	1
MRS command update delay in PDA mode	t_{MOD_PDA}	MIN = t_{MOD}								CK	
MRS command update delay in CAL mode	t_{MOD_CAL}	MIN = $t_{MOD} + t_{CAL}$								CK	
MRS command to DQS drive in preamble training	t_{SDO}	MIN = $t_{MOD} + 9ns$									
MPR Command Timing											
Multipurpose register recovery time	t_{MPRR}	MIN = 1nCK								CK	
Multipurpose register write recovery time	t_{WR_MPRR}	MIN = $t_{MOD} + AL + PL$								CK	
CRC Error Reporting Timing											
CRC error to ALERT_n latency	t_{CRC_ALERT}	3	13	3	13					ns	
CRC ALERT_n pulse width	$t_{CRC_ALERT_P_W}$	6	10	6	10					CK	
CA Parity Timing											
Parity latency	PL	6	–	8	–					CK	
Commands uncertain to be executed during this time	$t_{PAR_UNKN_OWN}$	–	PL							CK	
Delay from errant command to ALERT_n assertion	$t_{PAR_ALERT_ON}$	–	PL + 6ns							CK	
Pulse width of ALERT_n signal when asserted	$t_{PAR_ALERT_PW}$	80	160	88	176					CK	
Time from alert asserted until DES commands required in persistent CA parity mode	$t_{PAR_ALERT_RSP}$	–	71	–	78					CK	
CAL Timing											
CS_n to command address latency	t_{CAL}	5	–	6	–					CK	
CS_n to command address latency	t_{CALg}	6	–	8	–					CK	
MPSM Timing											
Command path disable delay upon MPSM entry	t_{MPED}	MIN = $t_{MOD} (MIN) + t_{CPDED} (MIN)$								CK	1
Valid clock requirement after MPSM entry	t_{CKMPE}	MIN = $t_{MOD} (MIN) + t_{CPDED} (MIN)$								CK	1
Valid clock requirement before MPSM exit	t_{CKMPX}	MIN = $t_{CK} - t_{SRX} (MIN)$								CK	1
Exit MPSM to commands not requiring a locked DLL	t_{XMP}	$t_{SX} (MIN)$								CK	
Exit MPSM to commands requiring a locked DLL	t_{XMPDLL}	MIN = $t_{XMP} (MIN) + t_{XSDLL} (MIN)$								CK	1

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 6 of 9)

Parameter		Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
CS setup time to CKE		^t MPX_S	MIN = ^t IS (MIN) + ^t IH (MIN)								ns	
CS_n HIGH hold time to CKE rising edge		^t MPX_HH	MIN = ^t XP								ns	
CS_n LOW hold time to CKE rising edge		^t MPX_LH	12	^t XMP-10ns	12	^t XMP-10ns					ns	
Connectivity Test Timing												
TEN pin HIGH to CS_n LOW – Enter CT mode		^t CT_Enable	200	–	200	–					ns	
CS_n LOW and valid input to valid output		^t CT_Valid	–	200	–	200					ns	
CK_t, CK_c valid and CKE HIGH after TEN goes HIGH		^t CTEXT_Valid d	10	–	10	–					ns	
Calibration and V _{REFDQ} Train Timing												
ZQCL command: Long calibration time	POWER-UP and RESET operation	^t ZQ _{INIT}	1024	–	1024	–					CK	
	Normal operation	^t ZQ _{OPER}	512	–	512	–					CK	
ZQCS command: Short calibration time		^t ZQ _{CS}	128	–	128	–					CK	
The V _{REF} increment/decrement step time		^t ZV _{REF_time}	MIN = 150ns									
Enter V _{REFDQ} training mode to the first write or V _{REFDQ} MRS command delay		^t ZV _{REFDQE}	MIN = 150ns								ns	1
Exit V _{REFDQ} training mode to the first WRITE command delay		^t ZV _{REFDQX}	MIN = 150ns								ns	1
Initialization and Reset Timing												
Exit reset from CKE HIGH to a valid command		^t XPR	MIN = greater of 5CK or ^t RFC + 10ns								CK	1
RESET_L pulse low after power stable		^t PW_REST_S	0.1	–	0.1	–					μs	
RESET_L pulse low after power-up		^t PW_REST_L	200	–	200	–					μs	
Begin power supply ramp to power supplies stable		^t V _{DDPR}	MIN = N/A; MAX = 200								ms	
RESET# LOW to power supplies stable		^t RPS	MIN = 0; MAX = 0								ms	
RESET# LOW to I/O and R _{TT} High-Z		^t IOz	MIN = N/A; MAX = undefined								ns	

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 7 of 9)

Parameter		Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Refresh Timing												
REFRESH-to-ACTIVATE or REFRESH command period (all bank groups)	4Gb	^t RFC1	MIN = 260								ns	1, 11
		^t RFC2	MIN = 160								ns	1, 11
		^t RFC4	MIN = 110								ns	1, 11
	8Gb	^t RFC1	MIN = 350								ns	1, 11
		^t RFC2	MIN = 260								ns	1, 11
		^t RFC4	MIN = 160								ns	1, 11
	16Gb	^t RFC1	MIN = 350								ns	1, 11
		^t RFC2	MIN = 260								ns	1, 11
		^t RFC4	MIN = 160								ns	1, 11
Average periodic refresh interval	0° ≤ T _C ≤ 85°C	^t REFI	MIN = N/A; MAX = 7.8								μs	
	0° ≤ T _C ≤ 95°C		MIN = N/A; MAX = 3.9								μs	
Self Refresh Timing												
Exit self refresh to commands not requiring a locked DLL SRX to commands not requiring a locked DLL in self refresh abort		^t XS	MIN = ^t RFC + 10ns								ns	1
		^t XS_ABORT	MIN = ^t RFC4 + 10ns								ns	1
Exit self refresh to ZQCL, ZQCR, and MRS (CL, CWL, WR, RTP, and gear-down)		^t XS_FAST	MIN = ^t RFC4 + 10ns								ns	1
Exit self refresh to commands requiring a locked DLL		^t XSDLL	MIN = ^t DLLK (MIN)								CK	1
Minimum CKE low pulse width for self refresh entry to self refresh exit timing		^t CKESR	MIN = ^t CKE (MIN) + 1nCK								CK	1
Minimum CKE low pulse width for self refresh entry to self refresh exit timing when CA parity is enabled		^t CKESR_par	MIN = ^t CKE (MIN) + 1nCK + PL								CK	1
Valid clocks after self refresh entry or power-down entry		^t CKSRE	MIN = greater of 5CK or 10ns								CK	1
Valid clocks after self refresh entry or power-down entry when CA parity is enabled		^t CKSRE_par	MIN = greater of 5CK or 10ns + PL								CK	1
Valid clocks before self refresh exit, power-down exit, or reset exit		^t CKSRX	MIN = greater of 5CK or 10ns								CK	1
Power-Down Timing												
Exit power-down with DLL on to any value command		^t XP	MIN = greater of 4CK or 6ns								CK	1

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 8 of 9)

Parameter	Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Exit precharge power-down with DLL frozen to commands not requiring a locked DLL when CA Parity is enabled	^t XP_PAR	MIN = (greater of 4CK or 6ns) + PL								CK	1
CKE MIN pulse width	^t CKE (MIN)	MIN = greater of 3CK or 5ns								CK	1
Command pass disable delay	^t CPDED	5	–	5	–					CK	
Power-down entry to power-down exit timing	^t PD	MIN = ^t CKE (MIN); MAX = 9 x ^t REFI								CK	
Begin power-down period prior to CKE registered HIGH	^t ANPD	WL - 1CK								CK	
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of ^t ANPD or ^t RFC - REFRESH command to CKE LOW time								CK	
Power-down exit period: ODT either synchronous or asynchronous	PDX	^t ANPD + ^t XSDLL								CK	
Power-Down Entry Minimum Timing											
ACTIVATE command to power-down entry	^t ACTPDEN	2	–	2	2		–			CK	
PRECHARGE/PRECHARGE ALL command to power-down entry	^t PRPDEN	2	–	2	2		–			CK	
REFRESH command to power-down entry	^t REFPDEN	2	–	2	2		–			CK	1
MRS command to power-down entry	^t MRSPDEN	MIN = ^t MOD (MIN)								CK	1
READ/READ with auto precharge command to power-down entry	^t RDPDEN	MIN = RL + 4 + 1								CK	1
WRITE command to power-down entry	BL8 (OTF, MRS) BC4OTF	^t WRPDEN	MIN = WL + 4 + ^t WR/ ^t CK (AVG)							CK	1
	BC4MRS	^t WRPBC4DEN	MIN = WL + 2 + ^t WR/ ^t CK (AVG) CK							CK	1
WRITE with auto precharge command to power-down entry	BL8 (OTF, MRS) BC4OTF	^t WRAPDEN	MIN = WL + 4 + WR + 1							CK	1
	BC4MRS	^t WRAPBC4DEN	MIN = WL + 2 + WR + 1							CK	1
ODT Timing											
Direct ODT turn-on latency	DODTL on	WL - 2 = CWL + AL - 2CK								CK	
Direct ODT turn-off latency	DODTL off	WL - 2 = CWL + AL - 2CK								CK	

Table 144: Electrical Characteristics and AC Operating Conditions (Sheet 9 of 9)

Parameter	Symbol	DDR4-2666		DDR4-2933		Reserved		Reserved		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
R _{TT} dynamic change skew	^t ADC	0.3	0.7	0.3	0.7					CK	
Asynchronous R _{TT(NOM)} turn-on delay (with DLL off)	^t AONAS	1	9	1	9					ns	
Asynchronous R _{TT(NOM)} turn-off delay (with DLL off)	^t AOFAS	1	9	1	9					ns	
ODT HIGH time with WRITE command and BL8	ODTH8 1 ^t CK	6	–	6	–					CK	
	ODTH8 2 ^t CK	7	–	7	–					CK	
ODT HIGH time without WRITE command or with WRITE command and BC4	ODTH4 1 ^t CK	4	–	4	–					CK	
	ODTH4 2 ^t CK	5	–	5	–					CK	
Write Leveling Timing											
First DQS, DQS# rising edge	^t WLMRD	40	–	40	–					CK	
DQS, DQS# delay	^t WLDQSEN	25	–	25	–					CK	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	^t WLS	0.13	–	0.13	–					CK	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing	^t WLH	0.13	–	0.13	–					CK	
Write leveling output delay	^t WLO	0	9.5	0	9.5					ns	
Write leveling output error	^t WLOE	0	2	0	2					ns	
Gear-Down Timing											
Exit reset from CKE HIGH to a valid MRS gear-down	^t XPR_GEAR	^t XPR		^t XPR						CK	
CKE HIGH assert to gear-down enable time)	^t XS_GEAR	^t XS		^t XS						CK	
MRS command to sync pulse time	^t SYNC_GEAR	^t MOD + 4CK		^t MOD + 4CK						CK	
Sync pulse to first valid command	^t CMD_GEAR	^t MOD		^t MOD						CK	
Gear-down setup time	^t GEAR_setup	2CK	–	2CK	–					CK	
Gear-down hold time	^t GEAR_hold	2CK	–	2CK	–					CK	

- Notes:
- Maximum limit not applicable.
 - t_{CCD_L} and t_{DLLK} should be programmed according to the value defined per operating frequency.
 - Data rate is less than or equal to 1333 Mbps.
 - Data rate is less than or equal to TBD.
 - WRITE-to-READ when CRC and DM are both not enabled.
 - WRITE-to-READ delay when CRC and DM are both enabled.
 - The start of internal write transactions is defined as follows:
 - For BL8 (fixed by MRS and on-the-fly): rising clock edge four clock cycles after WL
 - For BC4 (on-the-fly): rising clock edge four clock cycles after WL
 - For BC4 (fixed by MRS): rising clock edge two clock cycles after WL
 - For these parameters, the device supports $t_{nPARAM} [nCK] = RU\{t_{nPARAM} [ns]/t_{CK}(AVG) [ns]\}$, in clock cycles, assuming all input clock jitter specifications are satisfied.
 - Although unlimited row accesses to the same row is allowed within the refresh period, excessive row accesses to the same row over a long term can result in degraded operation.
 - When operating in $1t_{CK}$ WRITE preamble mode
 - When operating in $2t_{CK}$ WRITE preamble mode
 - When CA parity mode is selected and the DLLoff mode is used, each REF command requires an additional "PL" added to t_{RFC} refresh time.
 - DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime and/or reduction in data retention ability.
 - Applicable from $t_{CK} (AVG)$ MIN to $t_{CK} (AVG)$ MAX as stated in the Speed Bin tables.
 - JEDEC specifies a minimum of five clocks.
 - The maximum read postamble is bound by $t_{DQSCK}(MIN)$ plus $t_{QSH}(MIN)$ on the left side and $t_{HZ}(DQS)MAX$ on the right side.
 - The reference level of DQ output signal is specified with a midpoint as a widest part of output signal eye, which should be approximately $0.7 \times V_{DDQ}$ as a center level of the static single-ended output peak-to-peak swing with a driver impedance of 34 ohms and an effective test load of 50 ohms to $V_{TT} = V_{DDQ}$.

Timing Parameter Notes

Note 1: Actual value dependent upon measurement level definitions. Refer to the Method for Calculating t_{WPRE} Transitions and Endpoints and Method for Calculating t_{WPST} Transitions and Endpoints figures.

Note 2: Commands requiring a locked DLL are READ (and RAP) and synchronous ODT commands.

Note 3: The MAX values are system dependent.

Note 4: WR as programmed in mode register.

Note 5: Value must be rounded up to the next higher integer value.

Note 6: No maximum cycle time limit aside from the need to satisfy the refresh interval, t_{REFI} .

Note 7: For definition of R_{TT} turn-on time, t_{AON} , refer to the Timing Parameters table.

Note 8: For definition of R_{TT} turn-off time, t_{AOF} , refer to the Timing Parameters table.

Note 9: t_{WR} is defined in ns. For calculation of t_{WRPDEN} , it is necessary to round up t_{WR}/t_{CK} to the next integer.

Note 10: WR in clock cycles as programmed in MR0.

Note 11: The maximum read postamble is bound by $t_{DQSCK} (MIN)$ plus $t_{QSH} (MIN)$ on the left side and $t_{HZ}(DQS) MAX$ on the right side. Refer to the Clock to Data Strobe Relationship figure.

Note 12: Output timing deratings are relative to the SDRAM input clock. When the device is derated with input clock jitter, this parameter needs to be derated by TBD.

Note 13: Value is only valid for R_{ON34} .

Note 14: Single-ended signal parameter.

Note 15: t_{REFI} depends on T_{OPER} .

Note 16: t_{IS} (base) and t_{IH} (base) values are for 1 V/ns CMD/ADD single-ended slew rate and 2 V/ns CK_t , CK_c differential slew rate. Note that for DQ and DM signals, $V_{REF(DC)} = V_{REFDQ(DC)}$. For input-only pins, except $RESET_n$, $V_{REF(DC)} = V_{REFCA(DC)}$.

Note 17: t_{DS} (base) and t_{DH} (base) values are for 1 V/ns DQ single-ended slew rate and 2 V/ns DQS_t , DQS_c differential slew rate. Note that for DQ and DM signals, $V_{REF(DC)} = V_{REFDQ(DC)}$. For input-only pins, except $RESET_n$, $V_{REF(DC)} = V_{REFCA(DC)}$.

Note 18: Start of internal write transaction is defined as follows. For BL8 (fixed by MRS and on-the-fly), rising clock edge 4 clock cycles after WL. For BC4 (on-the-fly), rising clock edge 4 clock cycles after WL. For BC4 (fixed by MRS), rising clock edge 2 clock cycles after WL.

Note 19: The maximum read preamble is bound by $t_{LZ(DQS)}$ MIN on the left side and t_{DQSCK} (MAX) on the right side. Refer to the Clock to Data Strobe Relationship figure.

Note 20: CKE is allowed to be registered LOW while operations such as row activation, precharge, auto precharge, or refresh are in progress, but the power-down I_{DD} specification will not be applied until finishing those operations.

Note 21: Although CKE is allowed to be registered LOW after a REFRESH command when $t_{REFPDEN}$ (MIN) is satisfied, there are cases where additional time, such as t_{XPDLL} (MIN) is also required. Refer to Power-Down Clarifications - Case 2.

Note 22: Defined between end of MPR read burst and MRS, which reloads MPR or disables the MPR function.

Note 23: Users have commented that t_{XSF} will not apply to all MRS commands. These parameters are still in discussion in JEDEC.

Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the MIN/MAX values may result in malfunction of the DDR4 SDRAM device.

Definition for $t_{CK}(AVG)$

$t_{CK}(AVG)$ is calculated as the average clock period across any consecutive 200-cycle window, where each clock period is calculated from rising edge to rising edge.

$$t_{CK(avg)} = \left(\sum_{j=1}^N t_{CK_j} \right) / N$$

Where $N = 200$

Definition for $t_{CK}(ABS)$

$t_{CK}(ABS)$ is defined as the absolute clock period as measured from one rising edge to the next consecutive rising edge. $t_{CK}(ABS)$ is not subject to a production test.

Definition for $t_{CH}(AVG)$ and $t_{CL}(AVG)$

$t_{CH}(AVG)$ is defined as the average high pulse width as calculated across any consecutive 200 high pulses.

$$t_{CH(AVG)} = \left(\sum_{j=1}^N t_{CH_j} \right) / (N \times t_{CK(AVG)})$$

Where $N = 200$

$t_{CL}(AVG)$ is defined as the average low pulse width as calculated across any consecutive 200 low pulses.

$$t_{CL(AVG)} = \left(\sum_{j=1}^N t_{CL_j} \right) / (N \times t_{CK(AVG)})$$

Where $N = 200$

Definition for $t_{JIT}(per)$ and $t_{JIT}(per,lck)$

$t_{JIT}(per)$ is defined as the largest deviation of any signal t_{CK} from $t_{CK}(AVG)$.

$t_{JIT}(per) = \text{MIN/MAX of } \{t_{CKi} - t_{CK}(AVG) \text{ where } i = 1 \text{ to } 200\}.$

$t_{JIT}(per)$ defines the single period jitter when the DLL is already locked.

$t_{JIT}(per,lck)$ uses the same definition for single period jitter, but only during the DLL locking period.

$t_{JIT}(per)$ and $t_{JIT}(per,lck)$ are not subject to production test.

Definition for $t_{JIT}(cc)$ and $t_{JIT}(cc,lck)$

$t_{JIT}(cc)$ is defined as the absolute difference in clock period between two consecutive clock cycles.

$t_{JIT}(cc) = \text{MAX of } |t_{CKi+1} - t_{CKi}|.$

$t_{JIT(cc)}$ defines the cycle to cycle jitter when the DLL is already locked.

$t_{JIT(cc,lck)}$ uses the same definition for cycle to cycle jitter, during the DLL locking period only.

$t_{JIT(cc)}$ and $t_{JIT(cc,lck)}$ are not subject to production test.

Definition for $t_{ERR(nper)}$

t_{ERR} is defined as the cumulative error across n multiple consecutive cycles from $t_{CK(AVG)}$. t_{ERR} is not subject to a production test.

Jitter Notes

Note a: Unit $t_{CK(AVG)}$ represents the actual $t_{CK(AVG)}$ of the input clock under operation. Unit nCK represents one clock cycle of the input clock, including the actual clock edges. Example: $t_{MRD} = 4 [nCK]$ means that if one MODE REGISTER SET command is registered at T_m , another MODE REGISTER SET command may be registered at $T_m + 4$, even if $(T_m + 4 - T_m)$ is $(4 \times t_{CK(AVG)} + t_{ERR} (4 \text{ per } MIN))$.

Note b: These parameters are measured from a command/address signal (such as CKE, CS_n, RAS_n, CAS_n, WE_n, ODT, BA0, A0, or A1) transition edge to its respective clock signal (CK_t/CK_c) crossing. The specification values are not affected by the amount of clock jitter applied (for example, t_{JITper} , t_{JITcc}) because the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.

Note c: These parameters are measured from a data strobe signal (DQS_t[L/U], DQS_c[L/U]) crossing to its respective clock signal (CK_t, CK_c) crossing. The specification values are not affected by the amount of clock jitter applied (for example, t_{JITper} , t_{JITcc}) because these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.

Note d: These parameters are measured from a data signal (such as DM[L/U], DQ[L/U]0, or DQ[L/U]1) transition edge to its respective data strobe signal (DQS_t[L/U], DQS_c[L/U]) crossing.

Note e: For these parameters, the DDR4 SDRAM device supports $t_{nPARAM} [nCK] = RU[t_{PARAM} [ns]/t_{CK(AVG)} [ns]]$, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support $t_{nRP} = RU[t_{RP}/t_{CK(AVG)}]$, which is in clock cycles, if all input clock jitter specifications are met. This means that for DDR4-800 6-6-6, $t_{RP} = 15ns$, the device will support $t_{nRP} = RU[t_{RP}/t_{CK(AVG)}] = 6$, as long as the input clock jitter specifications are met. For example, the PRECHARGE command at T_m and ACTIVE command at $T_m + 6$ is valid even if $(T_m + 6 - T_m)$ is less than 15ns due to input clock jitter.

Note f: When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{ERR(mper)}$, act of the input clock, where $2 \leq m \leq 12$ (output deratings are relative to the SDRAM input clock). For example, if the measured jitter into a DDR4-800 SDRAM has $t_{ERR(mper)}$, act, MIN = -172ps and $t_{ERR(mper)}$, act, MAX = +193ps, then $t_{DQSCK, MIN(derated)} = t_{DQSCK, MIN} - t_{ERR(mper)}$, act, MAX = -400ps - 193ps = -593ps and $t_{DQSCK, MAX(derated)} = t_{DQSCK, MAX} - t_{ERR(mper)}$, act, MIN = 400ps + 172ps = 572ps. Similarly, $t_{LZ(DQ)}$ for DDR4-800 derates to $t_{LZ(DQ)}$, MIN(derated) = -800ps - 193ps = -993ps and $t_{LZ(DQ)}$, MAX(derated) = 400ps + 172ps = 572ps. Note that $t_{ERR(mper)}$, act, MIN is the minimum measured value of $t_{ERR(nper)}$ where $2 \leq n \leq 12$, and $t_{ERR(mper)}$, act, MAX is the maximum measured value of $t_{ERR(nper)}$ where $2 \leq n \leq 12$.

Note g: When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{JIT(per)}$, act of the input clock (output deratings are relative to the SDRAM input clock). For example, if the measured jitter into a DDR4-800 SDRAM has $t_{CK(AVG)}$, act = 2500ps, $t_{JIT(per)}$, act, MIN = -72ps and $t_{JIT(per)}$, act, MAX = +93ps, then $t_{RPRE, MIN(derated)} = t_{RPRE, MIN} + t_{JIT(per)}$, act, MIN = $0.9 \times t_{CK(AVG)}$, act + $t_{JIT(per)}$, act, MIN = $0.9 \times 2500ps - 72ps = 2178ps$. Similarly, $t_{QH, MIN(derated)} = t_{QH, MIN} + t_{JIT(per)}$, act, MIN = $0.38 \times t_{CK(AVG)}$, act + $t_{JIT(per)}$, act, MIN = $0.38 \times 2500ps - 72ps = 878ps$.



Revision History

Rev. A02/2019

- Initial Release