

## 1. DESCRIPTION

The XD4553 –digit BCD counter consists of 3 negative edge triggered BCD counters that are cascaded synchronously. A quad latch at the output of each counter permits storage of any given count. The information is then time division multiplexed, providing one BCD number or digit at a time. Digit select outputs provide display control. All outputs are TTL compatible.


An on-chip oscillator provides the low-frequency scanning clock which drives the multiplexer output selector.

This device is used in instrumentation counters, clock displays, digital panel meters, and as a building block for general logic applications.

## 2. FEATURES

- TTL Compatible Outputs
- On-Chip Oscillator
- Cascadable
- Clock Disable Input
- Pulse Shaping Permits Very Slow Rise Times on Input Clock
- Output Latches
- Master Reset
- These Devices are Pb-Free and are RoHS Compliant

## 3. BLOCK DIAGRAM



**Figure 1. Block Diagram**

#### 4. MAXIMUM RATINGS(Voltages Referenced to V<sub>SS</sub>)

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	V <sub>DD</sub>	−0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V <sub>in</sub> , V <sub>out</sub>	−0.5 to V <sub>DD</sub> + 0.5	V
Input Current (DC or Transient) per Pin	I <sub>in</sub>	±10	mA
Output Current (DC or Transient) per Pin	I <sub>out</sub>	+20	mA
Power Dissipation, per Package (Note 1)	P <sub>D</sub>	500	mW
Ambient Temperature Range	T <sub>A</sub>	−40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	−65 to +150	°C
Lead Temperature (8–Second Soldering)	T <sub>L</sub>	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

#### 5. TRUTH TABLE

Inputs				Outputs
Master Reset	Clock	Disable	LE	
0		0	0	No Change
0		0	0	Advance
0	X	1	X	No Change
0	1		0	Advance
0	1		0	No Change
0	0	X	X	No Change
0	X	X		Latched
0	X	X	1	Latched
1	X	X	0	Q0 = Q1 = Q2 = Q3 = 0

## 6. ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> V <sub>dc</sub>	– 40 °C		25 °C			85 °C		Unit
			Min	Max	Min	Typ (Note 2)	Max	Min	Max	
Output Voltage “0” Level V <sub>in</sub> = V <sub>DD</sub> or 0  “1” Level V <sub>in</sub> = 0 or V <sub>DD</sub>	V <sub>OL</sub>	5.0	–	0.	–	0	0.	–	0.	Vdc
		10	–	050.	–	0	050.	–	050.	
		15	–	050.	–	0	050.	–	050.	
	V <sub>OH</sub>	5.0	4.95	–05	4.95	5.	–05	4.95	–05	Vdc
		10	9.95	–	9.95	01	–	9.95	–	
		15	14.95	–	14.95	01	–	14.95	–	
Input Voltage “0” Level (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)  “1” Level (V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	V <sub>IL</sub>					5				Vdc
		5.0	–	1.	–	2.	1.	–	1.	
		10	–	53.	–	254.	53.	–	53.	
	V <sub>IH</sub>	15	–	04.	–	506.	04.	–	04.	
		5.0	3.	–	3.	2.	–	3.	–	Vdc
		10	57.	–	57.	755.	–	57.	–	
15	01	–	01	508.	–	01	–			
Output Drive Current (V <sub>OH</sub> = 4.6 Vdc) Source – (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)  (V <sub>OH</sub> = 4.6 Vdc) Source – (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc) Outputs (V <sub>OL</sub> = 0.4 Vdc) Sink – (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)  (V <sub>OL</sub> = 0.4 Vdc) Sink – Other (V <sub>OL</sub> = 0.5 Vdc)  Outputs (V <sub>OL</sub> = 1.5 Vdc)	I <sub>OH</sub>		1	–	1	25		1		mAdc
		5.0	–0.25	–	–0.2	–0.36	–	–0.14	–	
		10	–0.62	–	–0.5	–0.9	–	–0.35	–	
		15	–1.8	–	–1.5	–3.5	–	–1.1	–	
		5.0	–0.64	–	–0.51	–0.88	–	–0.36	–	mAdc
		10	–1.6	–	–1.3	–2.25	–	–0.9	–	
	15	–4.2	–	–3.4	–8.8	–	–2.4	–		
	I <sub>OL</sub>	5.0	0.	–	0.	0.	–	0.	–	mAdc
		10	51.	–	40.	882.	–	280.	–	
		15	11.	–	91.	25	–	651.	–	
		5.0	3. 8	–	2	848	–	40	–	mAdc
		10	06.	–	55.	08.	–	63.	–	
15		01	–	01	02	–	5	–		
Input Current	I <sub>in</sub>	15	–	±0.1	–	±0.000 01	±0.1	–	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>		–	–	–	5.0	7.5	–	–	pF
Quiescent Current (Per Package) MR = V <sub>DD</sub>	I <sub>DD</sub>	5.0	–	5.	–	0.	5.0	–	150	μAdc
		10	–	01	–	0100.	10	–	300	
		15	–	02	–	0200.	20	–	600	
Total Supply Current (Note 3, 4) (Dynamic plus Quiescent, Per Package)  (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0 10 15	0 I <sub>T</sub> = 0.35 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (0.85 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (1.50 μA/kHz) f + I <sub>DD</sub>							μAdc


- Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
- The formulas given are for the typical characteristics only at 25°C.
- To calculate total supply current at loads other than 50 pF:  $I_T(CL) = I_T(50 \text{ pF}) + (CL - 50) V_{fk}$  where: I<sub>T</sub> is in μA (per package), CL in pF, V = (V<sub>DD</sub> – V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.004.

## 7. SWITCHING CHARACTERISTICS (Note 5) ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ \text{C}$ )


Characteristic	Figure	Symbol	$V_{DD}$	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	2a	$t_{TLH},$ $t_{THL}$	5.0 10 15	– – –	100 50 40	200 100 80	ns
Clock to BCD Out	2a	$t_{PLH},$ $t_{PHL}$	5.0 10 15	– – –	900 500 200	1800 1000 400	ns
Clock to Overflow	2a	$t_{PHL}$	5.0 10 15	– – –	600 400 200	1200 800 400	ns
Reset to BCD Out	2b	$t_{PHL}$	5.0 10 15	– – –	900 500 300	1800 1000 600	ns
Clock to Latch Enable Setup Time Master Reset to Latch Enable Setup Time	2b	$t_{su}$	5.0 10 15	600 400 200	300 200 100	– – –	ns
Removal Time Latch Enable to Clock	2b	$t_{rem}$	5.0 10 15	–80 –10 0	–200 –70 –50	– – –	ns
Clock Pulse Width	2a	$t_{WH(c)}$	5.0 10 15	550 200 150	275 100 75	– – –	ns
Reset Pulse Width	2b	$t_{WH(R)}$	5.0 10 15	1200 600 450	600 300 225	– – –	ns
Reset Removal Time	–	$t_{rem}$	5.0 10 15	–80 0 20	–180 –50 –30	– – –	ns
Input Clock Frequency	2a	$f_{cl}$	5.0 10 15	– – –	1.5 5.0 7.0	0.9 2.5 3.5	MHz
Input Clock Rise Time	2b	$t_{TLH}$	5.0 10 15	No Limit			ns
Disable, MR, Latch Enable Rise and Fall Times	–	$t_{TLH},$ $t_{THL}$	5.0 10 15	– – –	– – –	15 5.0 4.0	$\mu\text{s}$
Scan Oscillator Frequency (C1 measured in $\mu\text{F}$ )	1	$f_{osc}$	5.0 10 15	– – –	1.5/C1 4.2/C1 7.0/C1	– – –	Hz

5. The formulas given are for the typical characteristics only at  $25^\circ \text{C}$ .

6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



**Figure 2. 3-Digit Counter Timing Diagram (Reference Figure 4)**



### Figure 3. Switching Time Test Circuits and Waveforms

The XD4553 three-digit counter, shown in Figure 4, consists of three negative edge-triggered BCD counters which are cascaded in a synchronous fashion. A quad latch at the output of each of the three BCD counters permits storage of any given count. The three sets of BCD outputs (active high), after going through the latches, are time division multiplexed, providing one BCD number or digit at a time. Digit select outputs (active low) are provided for display control. All outputs are TTL compatible. An on-chip oscillator provides the low frequency scanning clock which drives the multiplexer output selector. The frequency of the oscillator can be controlled externally by a capacitor between pins 3 and 4, or it can be overridden and driven with an external clock at pin 4. Multiple devices can be cascaded using the overflow output, which provides one pulse for every 1000 counts.

The Master Reset input, when taken high, initializes the three BCD counters and the multiplexer scanning circuit. While Master Reset is high the digit scanner is set to digit one; but all three-digit select outputs are disabled to prolong display life, and the scan oscillator is inhibited. The Disable input, when high, prevents the input clock from reaching the counters, while still retaining the last count. A pulse shaping circuit at the clock input permits the counters to continue operating on input pulses with very slow rise times. Information present in the counters when the latch input goes high, will be stored in the latches and will be retained while the latch input is high, independent of other inputs. Information can be recovered from the latches after the counters have been reset if Latch Enable remains high during the entire reset cycle.





Figure 4. Expanded Block Diagram



## 8. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD4553	XD4553	DIP16	19.05 * 6.35	- 40 to 85	MSL3	Tube 25	1000

## 9. DIMENSIONAL DRAWINGS

