# nRF52833

**Product Specification** 

v1.0



# Feature list

#### Features:

- Bluetooth 5.1, IEEE 802.15.4-2006, 2.4 GHz transceiver
  - -96 dBm sensitivity in 1 Mbps Bluetooth low energy mode
  - -103 dBm sensitivity in 125 kbps *Bluetooth* low energy mode (long range)
  - -20 to +8 dBm TX power, configurable in 4 dB steps
  - On-air compatible with nRF52, nRF51, nRF24L, and nRF24AP Series
  - Supported data rates:
    - Bluetooth <sup>®</sup> 5.1 2 Mbps, 1 Mbps, 500 kbps, and 125 kbps
    - IEEE 802.15.4-2006 250 kbps
    - Proprietary 2.4 GHz 2 Mbps, 1 Mbps
  - Angle-of-arrival (AoA) and angle-of-departure (AoD) direction finding using Bluetooth  $^{\circ}$ .
  - Single-ended antenna output (on-chip balun)
  - 128-bit AES/ECB/CCM/AAR co-processor (on-the-fly packet encryption)
  - 4.9 mA peak current in TX (0 dBm)
  - 4.6 mA peak current in RX
  - RSSI (1 dB resolution)
- ARM Cortex -M4 32-bit processor with FPU, 64 MHz
  - 217 EEMBC CoreMark® score running from flash memory
  - 52 μA/MHz running CoreMark from flash memory
  - 38 µA/MHz running CoreMark from RAM memory
  - Watchpoint and trace debug modules (DWT, ETM, and ITM)
  - Serial wire debug (SWD)
- · Rich set of security features
  - Secure boot ready
    - Flash access control list (ACL)
    - Debug control and configuration
    - Access port protection (CTRL-AP)
  - Secure erase
- Flexible power management
  - 1.7 V to 5.5 V supply voltage range
  - On-chip DC/DC and LDO regulators with automated low current modes
  - Automated peripheral power management
  - Fast wake-up using 64 MHz internal oscillator
  - 0.6 μA at 3 V in System OFF mode, no RAM retention
  - 1.5 μA at 3 V in System ON mode, no RAM retention, wake on RTC

- 512 kB flash and 128 kB RAM
- Advanced on-chip interfaces
  - USB 2.0 full speed (12 Mbps) controller
  - High-speed 32 MHz SPI
  - Type 2 near field communication (NFC-A) tag with wake-on field
    - Touch-to-pair support
  - Programmable peripheral interconnect (PPI)
  - 42 general purpose I/O pins
  - EasyDMA automated data transfer between memory and peripherals
- Nordic SoftDevice ready with support for concurrent multiprotocol
- 12-bit, 200 ksps ADC 8 configurable channels with programmable gain
- 64 level comparator
- 15 level low-power comparator with wake-up from System OFF mode
- Temperature sensor
- 4x four channel pulse width modulator (PWM) unit with EasyDMA
- Audio peripherals I<sup>2</sup>S, digital microphone interface (PDM)
- 5x 32-bit timer with counter mode
- Up to 4x SPI master/3x SPI slave with EasyDMA
- Up to 2x I<sup>2</sup>C compatible two-wire master/slave
- 2x UART (CTS/RTS) with EasyDMA
- Quadrature decoder (QDEC)
- 3x real-time counter (RTC)
- Single crystal operation
- Operating temperature from -40 to 105 °C
- Package variants
  - aQFN <sup>™</sup> 73 package, 7 x 7 mm



4452\_021 v1.0 ii

#### Applications:

- Advanced computer peripherals and I/O devices
  - Mouse
  - Keyboard
  - Multi-touch trackpad
- Advanced wearables
  - Health/fitness sensor and monitor devices
  - Wireless payment enabled devices

- Internet of things (IoT)
  - Smart home sensors and controllers
  - Industrial IoT sensors and controllers
- Interactive entertainment devices
  - Remote controls
  - Gaming controllers



4452\_021 v1.0 iii

# Contents

	Feature list.	. ii
1	Revision history.	11
2	About this document.	12
	2.1 Document status	12
	2.2 Peripheral chapters	
	2.3 Register tables	
	2.3.1 Fields and values	13
	2.3.2 Permissions	
	2.4 Registers	
	2.4.1 DUMMY	
3	Block diagram.	15
4	Core components.	17
	•	
	4.1 CPU	
	4.1.1 Floating point interrupt	
	4.1.2 CPU and support module configuration	
	4.1.3 Electrical specification	
	4.2 Memory	
	4.2.1 RAM - Random access memory	19
	4.2.2 Flash - Non-volatile memory	19
	4.2.3 Memory map	
	4.2.4 Instantiation	. 22
	4.3 NVMC — Non-volatile memory controller	
	4.3.2 Erasing a page in flash	23
	4.3.4 Erasing user information configuration registers (UICR)	
	4.3.5 Erase all	
	4.3.6 Access port protection behavior	
	4.3.7 NVMC power failure protection	
	4.3.8 Partial erase of a page in flash	
	4.3.9 Cache	
	4.3.10 Registers	24
	4.3.11 Electrical specification	
	4.4 FICR — Factory information configuration registers	
	4.4.1 Registers	
	4.5 UICR — User information configuration registers	
	4.5.1 Registers	
	4.6 EasyDMA	43
	4.6.1 EasyDMA error handling	44
	4.6.2 EasyDMA array list	
	4.7 AHB multilayer	
	4.8 Debug and trace	46
	4.8.1 DAP - Debug access port	
	4.8.2 CTRL-AP - Control access port	
	4.8.3 Debug interface mode	
	4.8.4 Real-time debug	
		. 50



4452\_021 v1.0 iv

4.8.5 Trace	
Power and clock management.	
5.1 Power management unit (PMU)	
5.2 Current consumption	
5.2.1 Electrical specification	
5.3 POWER — Power supply	
5.3.1 Main supply	
5.3.2 USB supply	
5.3.3 System OFF mode	
5.3.4 System ON mode	
5.3.5 RAM power control	
5.3.6 Reset	
5.3.7 Registers	
5.3.8 Electrical specification	
5.4 CLOCK — Clock control	
5.4.1 HFCLK controller	
5.4.2 LFCLK controller	
5.4.3 Registers	
5.4.4 Electrical specification	
Peripherals	
6.1 Peripheral interface	
6.1.1 Peripheral ID	
6.1.2 Peripherals with shared ID	
6.1.3 Peripheral registers	
6.1.4 Bit set and clear	
6.1.5 Tasks	
6.1.6 Events	
6.1.7 Shortcuts	
6.1.8 Interrupts	
6.2 AAR — Accelerated address resolver	
6.2.1 EasyDMA	
6.2.2 Resolving a resolvable address	
6.2.3 Use case example for chaining RADIO packet reception with address re	esolution using AAR .
6.2.4 IRK data structure	
6.2.5 Registers	
6.2.6 Electrical specification	
6.3 ACL — Access control lists	
6.3.1 Registers	
6.4 CCM — AES CCM mode encryption	
6.4.1 Key-steam generation	
6.4.2 Encryption	
6.4.3 Decryption	
6.4.4 AES CCM and RADIO concurrent operation	
6.4.5 Encrypting packets on-the-fly in radio transmit mode	
6.4.6 Decrypting packets on-the-fly in radio receive mode	
6.4.7 CCM data structure	
6.4.8 EasyDMA and ERROR event	
6.4.9 Registers	
6.4.10 Electrical specification	
6.5 COMP — Comparator	
6.5.1 Differential mode	



4452\_021 v1.0 V

6.5.2 Single-ended mode	121
6.5.3 Registers	123
6.5.4 Electrical specification	130
6.6 ECB — AES electronic codebook mode encryption	131
6.6.1 Shared resources	131
6.6.2 EasyDMA	131
	131
	132
	134
·	134
	135
ě	137
·	137
	138
	140
	144
	144
	146
	146
1 6	147
ě	147
· · · · · · · · · · · · · · · · · · ·	151
	151
	152
	152
	153
	153
6.10.5 Master clock (MCK)	154
, 6	154
6.10.7 EasyDMA	156
6.10.8 Module operation	158
6.10.9 Pin configuration	160
	161
	170
	171
	172
	172
	173
	179
·	179
,	180
	193
	194
	196
	197
,	197
	198
	199
<u> </u>	200
	201
	202
	202
	203
6.13.12 Digital Modulation Signal	203



6.13.13 References	204
6.13.14 Registers	204
6.13.15 Electrical specification	. 223
6.14 PDM — Pulse density modulation interface	223
6.14.1 Master clock generator	. 224
6.14.2 Module operation	224
6.14.3 Decimation filter	225
6.14.4 EasyDMA	. 225
6.14.5 Hardware example	
6.14.6 Pin configuration	
6.14.7 Registers	
6.14.8 Electrical specification	
6.15 PPI — Programmable peripheral interconnect	234
6.15.1 Pre-programmed channels	236
6.15.2 Registers	
6.16 PWM — Pulse width modulation	241
6.16.1 Wave counter	
6.16.2 Decoder with EasyDMA	
6.16.3 Limitations	
6.16.4 Pin configuration	252
6.16.5 Registers	
6.17 QDEC — Quadrature decoder	
6.17.1 Sampling and decoding	
6.17.2 LED output	
6.17.3 Debounce filters	263
6.17.4 Accumulators	
6.17.5 Output/input pins	
6.17.6 Pin configuration	264
6.17.7 Registers	265
6.17.8 Electrical specification	276
6.18 RADIO — 2.4 GHz radio	276
6.18.1 Packet configuration	277
6.18.2 Address configuration	278
6.18.3 Data whitening	279
6.18.4 CRC	279
6.18.5 Radio states	280
6.18.6 Transmit sequence	280
6.18.7 Receive sequence	282
6.18.8 Received signal strength indicator (RSSI)	283
6.18.9 Interframe spacing (IFS)	283
6.18.10 Device address match	284
6.18.11 Bit counter	285
6.18.12 Direction finding	285
6.18.13 IEEE 802.15.4 operation	
6.18.14 EasyDMA	299
6.18.15 Registers	300
6.18.16 Electrical specification	
6.19 RNG — Random number generator	. 333 341
6.19.1 Bias correction	341
6.19.2 Speed	341
6.19.3 Registers	344
·	344
6.20 RTC — Real-time counter	
6.20.1 Clock source	345



6.20.2 Resolution versus overflow and the PRESCALER	345
6.20.3 COUNTER register	346
6.20.4 Overflow features	346
6.20.5 TICK event	346
6.20.6 Event control feature	347
6.20.7 Compare feature	347
6.20.8 TASK and EVENT jitter/delay	349
	351
	352
6.20.11 Electrical specification	
·	357
6.21.1 Input configuration	358
6.21.2 Reference voltage and gain settings	360
	360
	360
,	362
1 8	362
6.21.6 Oversampling	362
6.21.7 Event monitoring using limits	
6.21.8 Calibration	363
	363
'	378
6.22 SPI — Serial peripheral interface master	379
!	379
G .	382
6.22.3 Electrical specification	386
6.23 SPIM — Serial peripheral interface master with EasyDMA	387
· ·	388
,	389
e e e e e e e e e e e e e e e e e e e	390
6.23.4 EasyDMA	390
6.23.5 Low power	391
6.23.6 Registers	392
6.23.7 Electrical specification	403
6.24 SPIS — Serial peripheral interface slave with EasyDMA	404
6.24.1 Shared resources	405
6.24.2 EasyDMA	405
6.24.3 SPI slave operation	405
6.24.4 Pin configuration	407
6.24.5 Registers	408
6.24.6 Electrical specification	419
6.25 SWI — Software interrupts	421
6.25.1 Registers	421
6.26 TEMP — Temperature sensor	421
6.26.1 Registers	421
6.26.2 Electrical specification	427
6.27 TWI — I <sup>2</sup> C compatible two-wire interface	428
6.27.1 Functional description	428
6.27.2 Master mode pin configuration	428
6.27.3 Shared resources	429
6.27.5 Master road sequence	429
6.27.6 Master reported start sequence	430
6.27.7 Low power	431
6.27.7 Low power	432
6.27.8 Registers	432



4452\_021 v1.0 viii

6.27.9 Electrical specification	440
6.28 TIMER — Timer/counter	440
6.28.1 Capture	442
6.28.2 Compare	442
6.28.3 Task delays	442
6.28.4 Task priority	442
6.28.5 Registers	
6.29 TWIM $-1^2$ C compatible two-wire interface master with EasyDMA	
6.29.1 EasyDMA	
6.29.2 Master write sequence	
6.29.3 Master read sequence	450
6.29.4 Master repeated start sequence	451
6.29.5 Low power	452
6.29.6 Master mode pin configuration	452
6.29.7 Registers	452
6.29.8 Electrical specification	463
	463
6.29.9 Pullup resistor	
6.30 TWIS — $I^2$ C compatible two-wire interface slave with EasyDMA	464
6.30.1 EasyDMA	
6.30.2 TWI slave responding to a read command	
6.30.3 TWI slave responding to a write command	
6.30.4 Master repeated start sequence	
6.30.5 Terminating an ongoing TWI transaction	470
6.30.6 Low power	470
6.30.7 Slave mode pin configuration	470
6.30.8 Registers	471
6.30.9 Electrical specification	481
6.31 UART — Universal asynchronous receiver/transmitter	481
6.31.1 Functional description	482
6.31.2 Pin configuration	482
6.31.3 Shared resources	483
6.31.4 Transmission	483
6.31.5 Reception	483
6.31.6 Suspending the UART	484
6.31.7 Error conditions	484
6.31.8 Using the UART without flow control	484
6.31.9 Parity and stop bit configuration	485
6.31.10 Registers	485
6.31.11 Electrical specification	494
6.32 UARTE — Universal asynchronous receiver/transmitter with EasyDMA	494
6.32.1 EasyDMA	495
6.32.2 Transmission	495
6.32.3 Reception	496
6.32.4 Error conditions	497
6.32.5 Using the UARTE without flow control	497
6.32.6 Parity and stop bit configuration	498
6.32.7 Low power	498
6.32.8 Pin configuration	498
6.32.9 Registers	498
6.32.10 Electrical specification	511
6.33 USBD — Universal serial bus device	511
6.33.1 USB device states	512
6.33.2 USB terminology	513
6.33.3 USB pins	514



4452\_021 v1.0 ix

	6.33.4 USBD power-up sequence	514
	6.33.5 USB pull-up	515
	6.33.6 USB reset	515 516
	6.33.7 USB suspend and resume	
	6.33.8 EasyDMA	. 517 518
	6.33.10 Bulk and interrupt transactions	
	6.33.11 Isochronous transactions	524
	6.33.12 USB register access limitations	526
	6.33.13 Registers	527
	6.33.14 Electrical specification	
	6.34 WDT — Watchdog timer	
	6.34.1 Reload criteria	552
	6.34.2 Temporarily pausing the watchdog	
	6.34.4 Registers	
	6.34.4 Registers	
	6.34.5 Electrical specification	555
7	Hardware and layout.	556
,	•	
	7.1 Pin assignments	
	7.1.1 aQFN73 ball assignments	556
	7.2 Mechanical specifications	559
	7.2.1 aQFN73 7 x 7 mm package	559
	7.3 Reference circuitry	
	7.3.1 Circuit configuration no. 1	
	7.3.2 Circuit configuration no. 2	
	7.3.3 Circuit configuration no. 3	
	7.3.4 Circuit configuration no. 4	
	7.3.5 Circuit configuration no. 5	
	7.3.6 Circuit configuration no. 6	
	7.3.7 PCB guidelines	
	7.3.8 PCB layout example	
	7.4 Package thermal characteristics	574
	7.5 Package Variation	575
	7.5.1 aQFN73	. 575
8	Recommended operating conditions.	576
O		
	8.1 Extended Operating Temperature	576
9	Absolute maximum ratings.	577
9	Absolute maximum ratings.	3//
10	Ordering information.	578
	10.1 IC marking	578
	10.2 Box labels	578
	10.3 Order code	579
	10.4 Code ranges and values	580
	10.5 Product options	581
	22.5	501
11	Legal notices	583



4452\_021 v1.0 X

# 1 Revision history

Date	Version	Description
November 2019	1.0	First release



# 2 About this document

This document is organized into chapters that are based on the modules and peripherals available in the IC

## 2.1 Document status

The document status reflects the level of maturity of the document.

Document name	Description
Objective Product Specification (OPS)	Applies to document versions up to 1.0.  This document contains target specifications for product development.
Product Specification (PS)	Applies to document versions 1.0 and higher.  This document contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Table 1: Defined document names

# 2.2 Peripheral chapters

Every peripheral has a unique capitalized name or an abbreviation of its name, e.g. TIMER, used for identification and reference. This name is used in chapter headings and references, and it will appear in the ARM® Cortex® Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMERO. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

The chapters describing peripherals may include the following information:

- A detailed functional description of the peripheral
- Register configuration for the peripheral
- Electrical specification tables, containing performance data which apply for the operating conditions described in Recommended operating conditions on page 576.

# 2.3 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three colored rows describe the position and size of the different fields in the register. The following rows describe the fields in more detail.



#### 2.3.1 Fields and values

The **Id** (Field Id) row specifies the bits that belong to the different fields in the register. If a field has enumerated values, then every value will be identified with a unique value id in the **Value Id** column.

A blank space means that the field is reserved and read as undefined, and it also must be written as 0 to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column. The **Value Id** may be omitted in the single-bit bit fields when values can be substituted with a Boolean type enumerator range, e.g. true/false, disable(d)/enable(d), on/off, and so on.

Values are usually provided as decimal or hexadecimal. Hexadecimal values have a 0x prefix, decimal values have no prefix.

The Value column can be populated in the following ways:

- Individual enumerated values, for example 1, 3, 9.
- Range of values, e.g. [0..4], indicating all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the **Value Id**, **Value**, and **Description** may be omitted for all but the first field. Subsequent fields will indicate inheritance with '..'.

A feature marked **Deprecated** should not be used for new designs.

#### 2.3.2 Permissions

Different fields in a register might have different access permissions enforced by hardware.

The access permission for each register field is documented in the Access column in the following ways:

Access	Description	Hardware behavior
RO	Read-only	Field can only be read. A write will be ignored.
wo	Write-only	Field can only be written. A read will return an undefined value.
RW	Read-write	Field can be read and written multiple times.
W1	Write-once	Field can only be written once per reset. Any subsequent write will be ignored. A read will return an undefined value.
RW1	Read-write-once	Field can be read multiple times, but only written once per reset. Any subsequent write will be ignored.

Table 2: Register field permission schemes

# 2.4 Registers

Register	Offset	Description
DUMMY	0x514	Example of a register controlling a dummy feature

Table 3: Register overview

#### 2.4.1 DUMMY

Address offset: 0x514

Example of a register controlling a dummy feature



Bit r	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
ID			D D D	D C C C B	АА
Res	et 0x00050002		0 0 0 0 0 0 0	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 0
ID					
Α	RW FIELD_A			Example of a read-write field with several enumerated	
				values	
		Disabled	0	The example feature is disabled	
		NormalMode	1	The example feature is enabled in normal mode	
		ExtendedMode	2	The example feature is enabled along with extra	
				functionality	
В	RW FIELD_B			Example of a deprecated read-write field	Deprecated
		Disabled	0	The override feature is disabled	
		Enabled	1	The override feature is enabled	
С	RW FIELD_C			Example of a read-write field with a valid range of values	
		ValidRange	[27]	Example of allowed values for this field	
D	RW FIELD_D			Example of a read-write field with no restriction on the	
				values	



# 3 Block diagram

This block diagram illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.






Figure 1: Block diagram



# 4 Core components

## 4.1 CPU

The ARM<sup>®</sup> Cortex<sup>®</sup>-M4 processor with floating-point unit (FPU) has a 32-bit instruction set (Thumb<sup>®</sup>-2 technology) that implements a superset of 16- and 32-bit instructions to maximize code density and performance.

This processor implements the following features that enable energy-efficient arithmetic and high-performance signal processing.

- Digital signal processing (DSP) instructions
- Single-cycle multiply and accumulate (MAC) instructions
- · Hardware divide
- 8- and 16-bit single instruction multiple data (SIMD) instructions
- Single-precision floating-point unit (FPU)

The ARM<sup>®</sup> Cortex<sup>®</sup> Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM<sup>®</sup> Cortex<sup>®</sup> processor series is implemented and available for the M4 CPU.

Real-time execution is highly deterministic in thread mode, to and from sleep modes, and when handling events at configurable priority levels via the nested vectored interrupt controller (NVIC).

Executing code from flash memory will have a wait state penalty on the nRF52 Series. An instruction cache can be enabled to minimize flash wait states when fetching instructions. For more information on cache, see Cache on page 24. The section Electrical specification on page 18 shows CPU performance parameters including wait states in different modes, CPU current and efficiency, and processing power and efficiency based on the CoreMark<sup>®</sup> benchmark.

The ARM system timer (SysTick) is present on nRF52833. The SysTick's clock will only tick when the CPU is running or when the system is in debug interface mode.

# 4.1.1 Floating point interrupt

The floating point unit (FPU) may generate exceptions when used due to e.g. overflow or underflow, which in turn will trigger the FPU interrupt.

See Instantiation on page 21 for more information about the exceptions triggering the FPU interrupt.

To clear the IRQ (interrupt request) line when an exception has occurred, the relevant exception bit within the floating-point status and control register (FPSCR) needs to be cleared. For more information about the FPSCR or other FPU registers, see Cortex-M4 Devices Generic User Guide.

# 4.1.2 CPU and support module configuration

The ARM® Cortex®-M4 processor has a number of CPU options and support modules implemented on the IC.



Option / Module	Description	Implemented
Core options		
NVIC	Nested vector interrupt controller	48 vectors
PRIORITIES	Priority bits	3
WIC	Wakeup interrupt controller	NO
Endianness	Memory system endianness	Little endian
Bit-banding	Bit banded memory	NO
DWT	Data watchpoint and trace	YES
SysTick	System tick timer	YES
Modules		
MPU	Memory protection unit	YES
FPU	Floating-point unit	YES
DAP	Debug access port	YES
ETM	Embedded trace macrocell	YES
ITM	Instrumentation trace macrocell	YES
TPIU	Trace port interface unit	YES
ETB	Embedded trace buffer	NO
FPB	Flash patch and breakpoint unit	YES
HTM	AMBA <sup>™</sup> AHB trace macrocell	NO

# 4.1.3 Electrical specification

## 4.1.3.1 CPU performance

The CPU clock speed is 64 MHz. Current and efficiency data is taken when in System ON and the CPU is executing the CoreMark<sup>®</sup> benchmark. It includes power regulator and clock base currents. All other blocks are IDLE.

Symbol	Description	Min.	Тур.	Max.	Units
W <sub>FLASH</sub>	CPU wait states, running CoreMark from flash, cache			2	
	disabled				
W <sub>FLASHCACHE</sub>	CPU wait states, running CoreMark from flash, cache			3	
	enabled				
W <sub>RAM</sub>	CPU wait states, running CoreMark from RAM			0	
$CM_{FLASH}$	CoreMark, running CoreMark from flash, cache enabled		217		Corel
CM <sub>FLASH/MHz</sub>	CoreMark per MHz, running CoreMark from flash, cache		3.4		CoreMark/
	enabled				MHz
CM <sub>FLASH/mA</sub>	CoreMark per mA, running CoreMark from flash, cache		65.8		Corel
	enabled, DCDC 3V				mA

# 4.2 Memory

The nRF52833 contains 512 kB of flash memory and 128 kB of RAM that can be used for code and data storage.

The CPU and peripherals with EasyDMA can access memory via the AHB multilayer interconnect. In additon, peripherals are accessed by the CPU via the AHB multilayer interconnect, as shown in the following figure.




Figure 2: Memory layout

See AHB multilayer on page 45 and EasyDMA on page 43 for more information about the AHB multilayer interconnect and EasyDMA.

The same physical RAM is mapped to both the Data RAM region and the Code RAM region. It is up to the application to partition the RAM within these regions so that one does not corrupt the other.

# 4.2.1 RAM - Random access memory

The RAM interface is divided into nine RAM AHB slaves.

RAM AHB slaves 0 to 7 are connected to two 4 kB RAM sections each, while RAM AHB slave 8 is connected to two 32 kB sections, as shown in Memory layout on page 19.

Each RAM section has separate power control for System ON and System OFF mode operation, which is configured via RAM register (see the POWER — Power supply on page 57).

# 4.2.2 Flash - Non-volatile memory

The CPU can read from flash memory an unlimited number of times, but is restricted in how it writes to flash and the number of writes and erases it can perform.

Writing to flash memory is managed by the non-volatile memory controller (NVMC), see NVMC — Non-volatile memory controller on page 22.

Flash memory is divided into 128 pages of 4 kB each that can be accessed by the CPU via the ICODE and DCODE buses as shown in Memory layout on page 19.

# 4.2.3 Memory map

The complete memory map for the nRF52833 is shown in the following figure. As described in Memory on page 18, Code RAM and Data RAM are the same physical RAM.






Figure 3: Memory map



# 4.2.4 Instantiation

ID	Base address	Peripheral	Instance	Description	
0	0x40000000	CLOCK	CLOCK	Clock control	
0	0x40000000	POWER	POWER	Power control	
0	0x50000000	GPIO	GPIO	General purpose input and output	Deprecated
0	0x50000000	GPIO	P0	General purpose input and output, port 0	
0	0x50000300	GPIO	P1	General purpose input and output, port 1	
1	0x40001000	RADIO	RADIO	2.4 GHz radio	
2	0x40002000	UART	UARTO	Universal asynchronous receiver/transmitter	Deprecated
2	0x40002000	UARTE	UARTE0	Universal asynchronous receiver/transmitter with EasyDMA, unit 0	
3	0x40003000	SPI	SPI0	SPI master 0	Deprecated
3	0x40003000	SPIM	SPIM0	SPI master 0	
3	0x40003000	SPIS	SPIS0	SPI slave 0	
3	0x40003000	TWI	TWI0	Two-wire interface master 0	Deprecated
3	0x40003000	TWIM	TWIM0	Two-wire interface master 0	
3	0x40003000	TWIS	TWIS0	Two-wire interface slave 0	
4	0x40004000	SPI	SPI1	SPI master 1	Deprecated
4	0x40004000	SPIM	SPIM1	SPI master 1	
4	0x40004000	SPIS	SPIS1	SPI slave 1	
4	0x40004000	TWI	TWI1	Two-wire interface master 1	Deprecated
4	0x40004000	TWIM	TWIM1	Two-wire interface master 1	
4	0x40004000	TWIS	TWIS1	Two-wire interface slave 1	
5	0x40005000	NFCT	NFCT	Near field communication tag	
6	0x40006000	GPIOTE	GPIOTE	GPIO tasks and events	
7	0x40007000	SAADC	SAADC	Analog to digital converter	
8	0x40008000	TIMER	TIMER0	Timer 0	
9	0x40009000	TIMER	TIMER1	Timer 1	
10	0x4000A000	TIMER	TIMER2	Timer 2	
11	0x4000B000	RTC	RTC0	Real-time counter 0	
12	0x4000C000	TEMP	TEMP	Temperature sensor	
13	0x4000D000	RNG	RNG	Random number generator	
14	0x4000E000	ECB	ECB	AES electronic code book (ECB) mode block encryption	
15	0x4000F000	AAR	AAR	Accelerated address resolver	
15	0x4000F000	CCM	CCM	AES counter with CBC-MAC (CCM) mode block encryption	
16	0x40010000	WDT	WDT	Watchdog timer	
17	0x40011000	RTC	RTC1	Real-time counter 1	
18	0x40012000	QDEC	QDEC	Quadrature decoder	
19	0x40013000	COMP	COMP	General purpose comparator	
19	0x40013000	LPCOMP	LPCOMP	Low power comparator	
20	0x40014000	EGU	EGU0	Event generator unit 0	
20	0x40014000	SWI	SWI0	Software interrupt 0	
21	0x40015000	EGU	EGU1	Event generator unit 1	
21	0x40015000	SWI	SWI1	Software interrupt 1	
22	0x40016000	EGU	EGU2	Event generator unit 2	
22	0x40016000	SWI	SWI2	Software interrupt 2	
23	0x40017000	EGU	EGU3	Event generator unit 3	
23	0x40017000	SWI	SWI3	Software interrupt 3	
24	0x40018000	EGU	EGU4	Event generator unit 4	
24	0x40018000	SWI	SWI4	Software interrupt 4	
25	0x40019000	EGU	EGU5	Event generator unit 5	
25	0x40019000	SWI	SWI5	Software interrupt 5	



ID	Base address	Peripheral	Instance	Description	
26	0x4001A000	TIMER	TIMER3	Timer 3	
27	0x4001B000	TIMER	TIMER4	Timer 4	
28	0x4001C000	PWM	PWM0	Pulse width modulation unit 0	
29	0x4001D000	PDM	PDM	Pulse Density modulation (digital microphone) interface	
30	0x4001E000	ACL	ACL	Access control lists	
30	0x4001E000	NVMC	NVMC	Non-volatile memory controller	
31	0x4001F000	PPI	PPI	Programmable peripheral interconnect	
32	0x40020000	MWU	MWU	Memory watch unit	
33	0x40021000	PWM	PWM1	Pulse width modulation unit 1	
34	0x40022000	PWM	PWM2	Pulse width modulation unit 2	
35	0x40023000	SPI	SPI2	SPI master 2	Deprecated
35	0x40023000	SPIM	SPIM2	SPI master 2	
35	0x40023000	SPIS	SPIS2	SPI slave 2	
36	0x40024000	RTC	RTC2	Real-time counter 2	
37	0x40025000	12S	12S	Inter-IC sound interface	
38	0x40026000	FPU	FPU	FPU interrupt	
39	0x40027000	USBD	USBD	Universal serial bus device	
40	0x40028000	UARTE	UARTE1	Universal asynchronous receiver/transmitter with EasyDMA,	
				unit 1	
45	0x4002D000	PWM	PWM3	Pulse width modulation unit 3	
47	0x4002F000	SPIM	SPIM3	SPI master 3	
N/A	0x10000000	FICR	FICR	Factory information configuration	
N/A	0x10001000	UICR	UICR	User information configuration	

Table 4: Instantiation table

# 4.3 NVMC — Non-volatile memory controller

The non-volatile memory controller (NVMC) is used for writing and erasing of the internal flash memory and the UICR (user information configuration registers).

The CONFIG on page 25 is used to enable the NVMC for writing (CONFIG.WEN = Wen) and erasing (CONFIG.WEN = Een).

The CPU must be halted before initiating a NVMC operation from the debug system.

# 4.3.1 Writing to flash

When write is enabled, full 32-bit words can be written to word-aligned addresses in flash memory.

As illustrated in Memory on page 18, the flash is divided into multiple pages. The same 32-bit word in flash memory can only be written n written

The NVMC is only able to write 0 to bits in flash memory that are erased (set to 1). It cannot rewrite a bit back to 1. Only full 32-bit words can be written to flash memory using the NVMC interface. To write less than 32 bits, write the data as a full 32-bit word and set all the bits that should remain unchanged in the word to 1. The restriction on the number of writes ( $n_{\text{WRITE}}$ ) still applies in this case.

Only word-aligned writes are allowed. Byte or half-word-aligned writes will result in a hard fault.

The time it takes to write a word to flash is specified by  $t_{WRITE}$ . The CPU is halted if the CPU executes code from the flash while the NVMC is writing to the flash.

NVM writing time can be reduced by using READYNEXT. If this status bit is set to 1, code can perform the next data write to the flash. This write will be buffered and will be taken into account as soon as the ongoing write operation is completed.



## 4.3.2 Erasing a page in flash

When erase is enabled, the flash memory can be erased page by page using the ERASEPAGE on page 26

After erasing a flash page, all bits in the page are set to 1. The time it takes to erase a page is specified by  $t_{\text{ERASEPAGE}}$ . The CPU is halted if the CPU executes code from the flash while the NVMC is writing to the flash.

See Partial erase of a page in flash on page 24 for information on dividing the page erase time into shorter chunks.

## 4.3.3 Writing to user information configuration registers (UICR)

User information configuration registers (UICR) are written in the same way as flash. After UICR has been written, the new UICR configuration will only take effect after a reset.

UICR can only be written  $n_{WRITE}$  number of times before an erase must be performed using ERASEUICR on page 27 or ERASEALL on page 26. The time it takes to write a word to UICR is specified by  $t_{WRITE}$ . The CPU is halted if the CPU executes code from the flash while the NVMC is writing to the UICR.

## 4.3.4 Erasing user information configuration registers (UICR)

When erase is enabled, UICR can be erased using the ERASEUICR on page 27.

After erasing UICR, all bits in UICR are set to 1. The time it takes to erase UICR is specified by  $t_{\text{ERASEPAGE}}$ . The CPU is halted if the CPU executes code from the flash while the NVMC performs the erase operation.

#### 4.3.5 Erase all

When erase is enabled, flash and UICR can be erased completely in one operation by using the ERASEALL on page 26. This operation will not erase the factory information configuration registers (FICR).

The time it takes to perform an ERASEALL command is specified by  $t_{\text{ERASEALL}}$ . The CPU is halted if the CPU executes code from the flash while the NVMC performs the erase operation.

# 4.3.6 Access port protection behavior

When access port protection is enabled, parts of the NVMC functionality will be blocked in order to prevent intentional or unintentional erase of UICR.

	CTRL-AP ERASEAL	L NVMC ERASEPAG	E NVMC ERASEPAG PARTIAL	E NVMC ERASEALL	NVMC ERASEUICR
APPROTECT					
Disabled	Allowed	Allowed	Allowed	Allowed	Allowed
Enabled	Allowed	Allowed	Allowed	Allowed	Blocked

Table 5: NVMC Protection

# 4.3.7 NVMC power failure protection

NVMC power failure protection is possible through use of power-fail comparator that is monitoring power supply.

If the power-fail comparator is enabled, and the power supply voltage is below  $V_{POF}$  threshold, the power-fail comparator will prevent the NVMC from performing erase or write operations in non-volatile memory (NVM).

If a power failure warning is present at the start of an NVM erase operation, the NVMC operation will be ignored.



If a power failure warning is present at the start of an NVM write operation, the CPU will hardfault.

## 4.3.8 Partial erase of a page in flash

Partial erase is a feature in the NVMC to split a page erase time into shorter chunks to prevent longer CPU stalls in time-critical applications. Partial erase is only applicable to the code area in flash memory and does not work with UICR.

When erase is enabled, the partial erase of a flash page can be started by writing to ERASEPAGEPARTIAL on page 27. The duration of a partial erase can be configured in ERASEPAGEPARTIALCFG on page 27. A flash page is erased when its erase time reaches  $t_{\text{ERASEPAGE}}$ . Use ERASEPAGEPARTIAL N number of times so that N \* ERASEPAGEPARTIALCFG  $\geq$   $t_{\text{ERASEPAGE}}$ , where N \* ERASEPAGEPARTIALCFG gives the cumulative (total) erase time. Every time the cumulative erase time reaches  $t_{\text{ERASEPAGE}}$ , it counts as one erase cycle.

After the erase is complete, all bits in the page are set to 1. The CPU is halted if the CPU executes code from the flash while the NVMC performs the partial erase operation.

The bits in the page are undefined if the flash page erase is incomplete, i.e. if a partial erase has started but the total erase time is less than  $t_{\text{ERASEPAGE}}$ .

#### 4.3.9 Cache

An instruction cache (I-Cache) can be enabled for the ICODE bus in the NVMC.

A cache hit is an instruction fetch from the cache, and it has a 0 wait-state delay. The number of wait-states for a cache miss, where the instruction is not available in the cache and needs to be fetched from flash, is shown in CPU on page 17.

Enabling the cache can increase CPU performance and reduce power consumption by reducing the number of wait cycles and the number of flash accesses. This will depend on the cache hit rate. Cache will use some current when enabled. If the reduction in average current due to reduced flash accesses is larger than the cache power requirement, the average current to execute the program code will decrease.

When disabled, the cache does not use current and does not retain its content.

It is possible to enable cache profiling to analyze the performance of the cache for your program using the ICACHECNF register. When profiling is enabled, the IHIT and IMISS registers are incremented for every instruction cache hit or miss, respectively. The hit and miss profiling registers do not wrap around after reaching the maximum value. If the maximum value is reached, consider profiling for a shorter duration to get correct numbers.

# 4.3.10 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4001E000	NVMC	NVMC	Non-volatile memory controller	

Table 6: Instances

Register	Offset	Description	
READY	0x400	Ready flag	
READYNEXT	0x408	Ready flag	
CONFIG	0x504	Configuration register	
ERASEPAGE	0x508	Register for erasing a page in code area	
ERASEPCR1	0x508	Register for erasing a page in code area, equivalent to ERASEPAGE	Deprecated
ERASEALL	0x50C	Register for erasing all non-volatile user memory	
ERASEPCR0	0x510	Register for erasing a page in code area, equivalent to ERASEPAGE	Deprecated
ERASEUICR	0x514	Register for erasing user information configuration registers	



Register	Offset	Description
ERASEPAGEPARTIAL	0x518	Register for partial erase of a page in code area
ERASEPAGEPARTIALCFG	0x51C	Register for partial erase configuration
ICACHECNF	0x540	I-code cache configuration register
IHIT	0x548	I-code cache hit counter
IMISS	0x54C	I-code cache miss counter

Table 7: Register overview

## 4.3.10.1 READY

Address offset: 0x400

Ready flag

Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			Α
Reset 0x00000001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A R READY			NVMC is ready or busy
	Busy	0	NVMC is busy (on-going write or erase operation)
	Ready	1	NVMC is ready

## **4.3.10.2 READYNEXT**

Address offset: 0x408

Ready flag

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Rese	t 0x00000001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R READYNEXT			NVMC can accept a new write operation
		Busy	0	NVMC cannot accept any write operation
		Ready	1	NVMC is ready

## 4.3.10.3 CONFIG

Address offset: 0x504 Configuration register


Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x00000000	0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field Value		
A RW WEN		Program memory access mode. It is strongly recommended to only activate erase and write modes when they are actively used.  Enabling write or erase will invalidate the cache and keep it invalidated.
Ren	0	Read only access
Wen	1	Write enabled
Een	2	Erase enabled



#### **4.3.10.4 ERASEPAGE**

Address offset: 0x508


Register for erasing a page in code area



## 4.3.10.5 ERASEPCR1 (Deprecated)

Address offset: 0x508


Register for erasing a page in code area, equivalent to ERASEPAGE



#### 4.3.10.6 ERASEALL

Address offset: 0x50C

Register for erasing all non-volatile user memory




## 4.3.10.7 ERASEPCRO (Deprecated)

Address offset: 0x510

Register for erasing a page in code area, equivalent to ERASEPAGE






#### **4.3.10.8 ERASEUICR**

Address offset: 0x514


Register for erasing user information configuration registers



#### 4.3.10.9 ERASEPAGEPARTIAL

Address offset: 0x518

Register for partial erase of a page in code area



#### 4.3.10.10 ERASEPAGEPARTIALCFG

Address offset: 0x51C

Register for partial erase configuration



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1  ID
ID A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
24 20 20 20 27 27 24 20 20 40 40 47 46 45 44 40 40 47 46 48 40 40 40 47 46 48 48 48 48 48 48 48 48 48 48 48 48 48

RW DURATION Duration of the partial erase in milliseconds

> The user must ensure that the total erase time is long enough for a complete erase of the flash page.

## 4.3.10.11 ICACHECNF

Address offset: 0x540

I-code cache configuration register

Bit n	umber		31 30	29	28	27	26 2	25	24 2	23 2	2 21	1 20	) 19	18	17	16	15 1	14 :	13 1	.2 1	1 10	9	8	7	6	5	4	3 2	1	0
ID																							В							Α
Rese	t 0x00000000		0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0
ID																														
Α	RW CACHEEN								(	Cach	ie e	nat	ole																	
		Disabled	0						[	Disa	ble	cac	he.	Inv	alid	ate	s al	l ca	che	en	trie	s.								
		Enabled	1						E	nab	ole d	cacl	ne																	
В	RW CACHEPROFEN								(	Cach	ie p	rofi	iling	en	able	е														
		Disabled	0						[	Disa	ble	cac	he p	oro	filin	g														
		Enabled	1						E	nab	ole o	cacl	ne p	rof	iling	3														

## 4.3.10.12 IHIT

Address offset: 0x548 I-code cache hit counter

Α	RW HITS	Number of cache hits.
ID		Value Description
Rese	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Register is writable, but only to '0'.

#### 4.3.10.13 IMISS

Address offset: 0x54C

I-code cache miss counter

Bit n	umber	31	30 :	29	28	27	26	25	24	23	22	21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Rese	t 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																
^	RW MISSES									NI.	امدر	h a s	_f	cac	h.a																	

Number of cache misses.

Register is writable, but only to '0'.



# 4.3.11 Electrical specification

# 4.3.11.1 Flash programming

Symbol	Description	Min.	Тур.	Max.	Units
n <sub>WRITE</sub>	Number of times a 32-bit word can be written before erase			2	
n <sub>ENDURANCE</sub>	Erase cycles per page	10000			
t <sub>WRITE</sub>	Time to write one 32-bit word			42.5 <sup>1</sup>	μs
t <sub>ERASEPAGE</sub>	Time to erase one page			87.5 <sup>1</sup>	ms
t <sub>ERASEALL</sub>	Time to erase all flash			173 <sup>1</sup>	ms
$t_{ERASEPAGEPARTIAL,acc}$	Accuracy of the partial page erase duration. Total			1.09 <sup>1</sup>	
	execution time for one partial page erase is defined as				
	ERASEPAGEPARTIALCFG * t <sub>erasepagepartial,acc</sub>				

#### 4.3.11.2 Cache size

Symbol	Description	Min.	Тур.	Max.	Units
Size <sub>ICODE</sub>	I-Code cache size		2048		Bytes

# 4.4 FICR — Factory information configuration registers

Factory information configuration registers (FICR) are pre-programmed in factory and cannot be erased by the user. These registers contain chip-specific information and configuration.

# 4.4.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x10000000	FICR	FICR	Factory information configuration	

Table 8: Instances

Register	Offset	Description
CODEPAGESIZE	0x010	Code memory page size
CODESIZE	0x014	Code memory size
DEVICEID[0]	0x060	Device identifier
DEVICEID[1]	0x064	Device identifier
ER[0]	0x080	Encryption root, word 0
ER[1]	0x084	Encryption root, word 1
ER[2]	0x088	Encryption root, word 2
ER[3]	0x08C	Encryption root, word 3
IR[0]	0x090	Identity Root, word 0
IR[1]	0x094	Identity Root, word 1
IR[2]	0x098	Identity Root, word 2
IR[3]	0x09C	Identity Root, word 3
DEVICEADDRTYPE	0x0A0	Device address type
DEVICEADDR[0]	0x0A4	Device address 0
DEVICEADDR[1]	0x0A8	Device address 1
INFO.PART	0x100	Part code

 $<sup>^{1}\,</sup>$  Applies when HFXO is used. Timing varies according to HFINT accuracy when HFINT is used.



Register	Offset	Description	
INFO.VARIANT	0x104	Build code (hardware version and production configuration)	
INFO.PACKAGE	0x108	Package option	
INFO.RAM	0x10C	RAM variant	
INFO.FLASH	0x110	Flash variant	
INFO.UNUSED8[0]	0x114		Reserved
INFO.UNUSED8[1]	0x118		Reserved
INFO.UNUSED8[2]	0x11C		Reserved
PRODTEST[0]	0x350	Production test signature 0	
PRODTEST[1]	0x354	Production test signature 1	
PRODTEST[2]	0x358	Production test signature 2	
TEMP.A0	0x404	Slope definition A0	
TEMP.A1	0x408	Slope definition A1	
TEMP.A2	0x40C	Slope definition A2	
TEMP.A3	0x410	Slope definition A3	
TEMP.A4	0x414	Slope definition A4	
TEMP.A5	0x418	Slope definition A5	
TEMP.B0	0x41C	Y-intercept B0	
TEMP.B1	0x420	Y-intercept B1	
TEMP.B2	0x424	Y-intercept B2	
TEMP.B3	0x428	Y-intercept B3	
TEMP.B4	0x42C	Y-intercept B4	
TEMP.B5	0x430	Y-intercept B5	
TEMP.TO	0x434	Segment end TO	
TEMP.T1	0x438	Segment end T1	
TEMP.T2	0x43C	Segment end T2	
TEMP.T3	0x440	Segment end T3	
TEMP.T4	0x444	Segment end T4	
NFC.TAGHEADER0	0x450	Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST,	
		NFCID1_2ND_LAST, and NFCID1_LAST.	
NFC.TAGHEADER1	0x454	Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST,	
		NFCID1_2ND_LAST, and NFCID1_LAST.	
NFC.TAGHEADER2	0x458	Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST,	
		NFCID1_2ND_LAST, and NFCID1_LAST.	
NFC.TAGHEADER3	0x45C	Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST,	
		NFCID1_2ND_LAST, and NFCID1_LAST.	

Table 9: Register overview

## 4.4.1.1 CODEPAGESIZE

Address offset: 0x010 Code memory page size

Bit	number	31	30 2	9 2	28 2	7 26	5 25	24	23	22	21 2	0 1	9 18	17	16 1	L5 1	4 13	3 12	11	10	9	8 7	7 (	5 5	4	3	2	1 0
ID		Α	Α ,	Δ,	A A	ΔА	Α	Α	Α	Α	Α /	Δ <i>A</i>	A A	Α	Α	Α,	4 A	Α	Α	Α	Α	A A	Α Α	Δ Δ	A	Α	Α.	А А
Re	set 0xFFFFFFF	1	1	1	1 :	1 1	1	1	1	1	1 :	1 1	1	1	1	1 :	1 1	1	1	1	1	1 1	1 :	L 1	1	1	1	1 1
ID																												

A R CODEPAGESIZE Code memory page size

## **4.4.1.2 CODESIZE**

Address offset: 0x014 Code memory size



	Code memory size in number of pages
ID Acce Field	
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Code memory size in number of pages

Total code space is: CODEPAGESIZE \* CODESIZE

# 4.4.1.3 DEVICEID[n] (n=0..1)

Address offset:  $0x060 + (n \times 0x4)$ 

Device identifier

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9	8 7 6 5 4	3 2 1 0
ID	A A A A A A	A A A A A A A A	A A A A A A	A A A A A	A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1	1 1 1 1
ID Acce Field					

R DEVICEID

64 bit unique device identifier

DEVICEID[0] contains the least significant bits of the device identifier. DEVICEID[1] contains the most significant bits of the device identifier.

## 4.4.1.4 ER[n] (n=0..3)

Address offset:  $0x080 + (n \times 0x4)$ 

Encryption root, word n

A R ER	Encryption root, word n
ID Acce Field	Value Description
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

# 4.4.1.5 IR[n] (n=0..3)

Address offset:  $0x090 + (n \times 0x4)$ 

Identity Root, word n

A R IR	Identity Ro	oot word n	
ID Acce Field			
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1	11111111111	1 1 1 1 1 1 1 1 1
ID	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A	A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20	0 19 18 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0

## 4.4.1.6 DEVICEADDRTYPE

Address offset: 0x0A0 Device address type



Bit n	umbe	er		31 30 29 28 2	7 26 2	25 24	23 22	21 20	0 19 1	18 17	7 16 1	.5 14	13 1	2 11	10 9	8	7	6	5	4	3 2	1 0
ID																						Α
Rese	t OxF	FFFFFF		1 1 1 1 1	l 1	1 1	1 1	1 1	. 1	1 1	1 :	1 1	1	1 1	1 1	. 1	1	1	1	1 :	l 1	1 1
ID																						
Α	R	DEVICEADDRTYPE					Devic	e add	ress	type												
			Public	0			Publi	c addı	ress													
			Random	1			Rand	om ac	ddres	s												

# 4.4.1.7 DEVICEADDR[n] (n=0..1)

Address offset:  $0x0A4 + (n \times 0x4)$ 

Device address n

Bit n	iumbei	r	31	30 2	29 2	8 2	7 26	25	24	23	22	21 2	0 19	18	17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3	2 :	1 0
ID			А	Α	A A	Δ Δ	A	Α	Α	Α	Α	A A	4 A	Α	Α	Α	Α	Α	Α	A	4 A	Α	Α	Α	Α	Α	Α	Α.	Α /	A A
Rese	et OxFF	FFFFFF	1	1	1 1	1 1	. 1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1 :	1 1	1	1	1	1	1	1	1	1 :	l 1
Α	R	DEVICEADDR								48	bit	devi	ice a	ddr	ess															
										DE	VIC	EAD	DR[	)] co	onta	ains	s th	e le	ast	sigi	nific	ant	bits	of	:					
										the	e de	vice	ado	lres	s. D	EV	ICE	ADI	OR[:	1] c	onta	ins	the	mo	ost					
										sigi	nific	cant	bits	of	the	de	vice	ad	dre	ss.	Only	bit	s [1	.5:0	)] o	f				
										DE	VIC	EAD	DR[:	1] aı	re u	ised	d.													

## 4.4.1.8 INFO.PART

Address offset: 0x100

Part code

Bit n	umbe	er		31	30 2	29 2	8 27	7 26	25	24	23	22	21	20	19	18 :	17 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0
ID				А	Α .	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	4 Δ	A
Rese	t 0x0	0052833		0	0	0 0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	1	0	0	0	0	0	1	1	0	0 1	. 1
ID																																	
Α	R	PART									Pa	rt c	ode	ė																			
			N52833	0x!	5283	33					nR	F52	283	3																			
			N52840	0x	5284	10					nR	F52	284	0																			
			Unspecified	0x								isp																					

## 4.4.1.9 INFO.VARIANT

Address offset: 0x104

Build code (hardware version and production configuration)

Bit number	31 30	0 29 28 27 26 25	24 23	3 22 2	1 20	19 18	3 17	16	15 1	.4 13	12	11 1	0 9	8	7	6	5 4	3	2	1 0
ID	A A	A A A A A	A A	AAA	A A	A A	Α	Α	Α.	A A	Α	Α /	4 A	Α	Α	Α	A A	Α	Α	A A
Reset 0xFFFFFFF	1 1	1 1 1 1 1 1	1 1	1 1	1 1	1 1	1	1	1	1 1	1	1 :	l 1	1	1	1	1 1	1	1	1 1
A R VARIANT			В	uild co	ode (l	hardv	ware	ver	rsio	n an	d pr	oduo	tior	1						
			CC	onfigu	ıratio	n). Er	ncod	led a	as A	SCII										
A	AAA 0x414	1414141	A	AAA																
A	AAB 0x414	1414142	A	AAB																
U	Inspecified 0xFFF	FFFFFF	U	nspec	ified															





#### 4.4.1.10 INFO.PACKAGE

Address offset: 0x108


Package option

Bit n	umbe	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A A
Rese	t OxF	FFFFFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Value Description
Α	R	PACKAGE		Package option
			QD	0x2007 QDxx - 40-pin QFN
			QI	0x2004 Qlxx - 73-pin aQFN
			CJ	0x2008 CJxx - WLCSP
			Unspecified	0xFFFFFFF Unspecified

#### 4.4.1.11 INFO.RAM

Address offset: 0x10C

**RAM** variant



#### 4.4.1.12 INFO.FLASH

Address offset: 0x110

Flash variant


Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field			Description
A R FLASH			Flash variant
	K128	0x80	128 kByte FLASH
	K256	0x100	256 kByte FLASH
	K512	0x200	512 kByte FLASH
	K1024	0x400	1 MByte FLASH
	K2048	0x800	2 MByte FLASH
	Unspecified	0xFFFFFFF	Unspecified

# 4.4.1.13 PRODTEST[n] (n=0..2)

Address offset:  $0x350 + (n \times 0x4)$ 



#### Production test signature n



#### 4.4.1.14 TEMP.A0

Address offset: 0x404 Slope definition A0

A R A		A (slope definition) register.
ID Acce Field		
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### 4.4.1.15 TEMP.A1

Address offset: 0x408 Slope definition A1

A R A		A (slope definitio	n) register.				
ID Acce Field							
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1	1 1	1 1	1 1 1
ID				AAAA	. A A	A A	A A A
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18	3 17 16 15 14 13 12	11 10 9 8	7 6	5 4	3 2 1

#### 4.4.1.16 TEMP.A2


Address offset: 0x40C Slope definition A2

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17	7 16 15 14 13 12	11 10 9	8 7	6	5 4	3 2	2 1 0
ID				A A A	A A	Α	А А	Α /	А А А
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1	1 1 1	1 1	1	1 1	1 :	1 1 1
ID Acce Field	Value	Description							

R A (slope definition) register.

#### 4.4.1.17 TEMP.A3

Address offset: 0x410 Slope definition A3





Reset 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
ID A A A A A A A A A A A A A A A A A A A	1 1 1
	ААА
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0

## 4.4.1.18 TEMP.A4

Address offset: 0x414 Slope definition A4

A R A		A (slope definition	ı) register.							
ID Acce Field										
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1111111	1 1 1 1 1	1 1 1 1	1 :	۱ 1	1 1	. 1	1 :	1 1
ID				ААА	A A	A A	A A	A	A A	4 A
Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18	17 16 15 14 13	12 11 10 9	8 7	7 6	5 4	3	2	1 0

## 4.4.1.19 TEMP.A5

Address offset: 0x418 Slope definition A5

A R A		A (slope	definitio	n) regis	ter.										
ID Acce Field															
Reset 0xFFFFFFF	1 1 1 1 1	1 1 1 1 1 1	1 1 1	1 1	1 1	1 1	1 :	l 1	1	1	1	l 1	1	1 1	1
ID							Α /	A A	Α	Α	Α ,	A A	Α	A A	Α
Bit number	31 30 29 28 27 2	26 25 24 23 22 21	1 20 19 18	3 17 16	15 14	13 12	2 11 1	0 9	8	7	6 !	5 4	3	2 1	0

## 4.4.1.20 TEMP.B0

Address offset: 0x41C

Y-intercept B0

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field Value ID	Value Description
A R B	B (y-intercept)

#### 4.4.1.21 TEMP.B1

Address offset: 0x420

Y-intercept B1

A R B		B (y-intercept)			
ID Acce Field					
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1	1 1 1 1	11111
ID			A A A A A	AAAA	AAAAA
Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14	4 13 12 11 10 9	8 7 6 5	5 4 3 2 1 (



## 4.4.1.22 TEMP.B2

Address offset: 0x424

Y-intercept B2

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field		
A R B		B (y-intercept)

#### 4.4.1.23 TEMP.B3

Address offset: 0x428

Y-intercept B3

Δ R R			R (v-	inter	cent	١														
ID Acce Field			Desc																	
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1	1 1	1	1 1	. 1	1 1	. 1	1 :	1 1	. 1	1	1	1	1	1 1	. 1	1	1	1
ID									,	4 Α	A	Α	Α	Α.	۸ ،	Α Α	A	Α	Α	Α ,
Bit number	31 30 29 28 27 26 2	5 24 :	23 23	2 21 2	20 1	9 18 :	17 16	5 15	14 1	3 12	2 11	10	9	8	7	5 5	4	3	2	1

#### 4.4.1.24 TEMP.B4

Address offset: 0x42C

Y-intercept B4

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field Value ID	
A R B	B (y-intercept)

#### 4.4.1.25 TEMP.B5

Address offset: 0x430

Y-intercept B5

Δ R B		R (v-intercent)
ID Acce Field		
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

## 4.4.1.26 TEMP.TO

Address offset: 0x434 Segment end T0



7,000 1,1010								
ID Acce Field								
Reset 0xFFFFFFF	1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1	1 1 1 1 1	. 1 1 1	. 1 1	1 1	1 1 1
ID					A	<b>A</b> A	. A A	A A A
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19	18 17 16 15 1	14 13 12 11 10	0 9 8 7	6 5	4 3	2 1 0

#### 4.4.1.27 TEMP.T1

Address offset: 0x438 Segment end T1

A R T		T (segment end)	register						
ID Acce Field									
Reset 0xFFFFFFF	1 1 1 1 1 1	1111111	1 1 1 1 1	1 1 1 1 1	۱ 1	1 1	1	۱ 1	1 1
ID					Α.	А А	Α /	A A	A A
Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 1	8 17 16 15 14 13	12 11 10 9 8	3 7	6 5	4	3 2	1 0

#### 4.4.1.28 TEMP.T2

Address offset: 0x43C Segment end T2

Δ R T		T (segment end) r							
ID Acce Field									
Reset 0xFFFFFFF	1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1	1 1 1 1 1	1 1	1	1 1	1 1	1 1 1
ID					Α	Α.	А А	A A	A A A
Bit number	31 30 29 28 27 2	26 25 24 23 22 21 20 19 18	3 17 16 15 14 1	.3 12 11 10 9	8 7	6	5 4	3 2	2 1 0

#### 4.4.1.29 TEMP.T3

Address offset: 0x440

Segment end T3

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field Value ID	Value Description
A R T	T (segment end) register

#### 4.4.1.30 TEMP.T4

Address offset: 0x444 Segment end T4

A R T			T (segment end) reg	gister						
ID Acce Field	Value ID		Description							
Reset 0xFFFFFFF		1 1 1 1 1 1	111111111	1 1 1 1 1 1	1 1 1 1	. 1 :	1 1	1	1 1	1 1
ID						Α /	4 A	Α	A A	A A
Bit number		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 1	7 16 15 14 13 12	11 10 9 8	3 7 (	5 5	4	3 2	1 0



#### 4.4.1.31 NFC.TAGHEADERO

Address offset: 0x450

Default header for NFC tag. Software can read these values to populate NFCID1\_3RD\_LAST, NFCID1\_2ND\_LAST, and NFCID1\_LAST.

Bit n	umbe	er	31	30 29	9 28	27	26 2	5 24	1 23	3 22	21	20 :	19 1	8 17	7 16	15	14	13 1	2 1	1 10	9	8	7	6	5 -	4 3	3 2	1	0
ID			D	D C	D	D	D [	D D	С	С	С	С	C (	C C	С	В	В	В	ВЕ	ВВ	В	В	Α	Α	A	4 Α	A A	Α	Α
Rese	et OxF	FFFFF5F	1	1 1	<b>1</b>	1	1 :	1 1	1	1	1	1	1 1	l 1	1	1	1	1	1 1	1	1	1	0	1	0	1 1	l <b>1</b>	1	1
ID																													
Α	R	MFGID							D	efau	ılt N	/lan	ufac	tur	er II	): N	ord	ic S	emi	conc	luct	or A	٩S٨	ha	S				
									IC	M C	0x5F	:																	
В	R	UD1							U	niqu	ue io	dent	tifie	r by	te 1														
С	R	UD2							U	niqu	ue io	dent	tifie	r by	te 2														
D	R	UD3							U	niqu	ue io	dent	tifie	r by	te 3														

#### 4.4.1.32 NFC.TAGHEADER1

Address offset: 0x454

Default header for NFC tag. Software can read these values to populate NFCID1\_3RD\_LAST, NFCID1\_2ND\_LAST, and NFCID1\_LAST.

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	D D D D D D I	O C C C C C C C B B B B B B B A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field		
A-D R UD[i] (i=47)		Unique identifier byte i

#### 4.4.1.33 NFC.TAGHEADER2

Address offset: 0x458

Default header for NFC tag. Software can read these values to populate NFCID1\_3RD\_LAST, NFCID1\_2ND\_LAST, and NFCID1\_LAST.

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	D D D D D D D	C C C C C C C B B B B B B B A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field Value ID		Description
A-D R UD[i] (i=811)		Unique identifier byte i

#### 4.4.1.34 NFC.TAGHEADER3

Address offset: 0x45C

Default header for NFC tag. Software can read these values to populate NFCID1\_3RD\_LAST, NFCID1\_2ND\_LAST, and NFCID1\_LAST.

A-D R UD[i] (i=1215)		Unique identifier byte i
ID Acce Field		
Reset 0xFFFFFFF	1 1 1 1 1 1 1 :	
ID	D D D D D D I	O C C C C C C C B B B B B B B B A A A A A
Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



## 4.5 UICR — User information configuration registers

The user information configuration registers (UICRs) are non-volatile memory (NVM) registers for configuring user-specific settings.

For information on writing UICR registers, see the NVMC — Non-volatile memory controller on page 22 and Memory on page 18 chapters.

#### 4.5.1 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x10001000	UICR	UICR	User information configuration		

Table 10: Instances

Register	Offset	Description	
UNUSED0	0x000		Reserved
UNUSED1	0x004		Reserved
UNUSED2	0x008		Reserved
UNUSED3	0x010		Reserved
NRFFW[0]	0x014	Reserved for Nordic firmware design	
NRFFW[1]	0x018	Reserved for Nordic firmware design	
NRFFW[2]	0x01C	Reserved for Nordic firmware design	
NRFFW[3]	0x020	Reserved for Nordic firmware design	
NRFFW[4]	0x024	Reserved for Nordic firmware design	
NRFFW[5]	0x028	Reserved for Nordic firmware design	
NRFFW[6]	0x02C	Reserved for Nordic firmware design	
NRFFW[7]	0x030	Reserved for Nordic firmware design	
NRFFW[8]	0x034	Reserved for Nordic firmware design	
NRFFW[9]	0x038	Reserved for Nordic firmware design	
NRFFW[10]	0x03C	Reserved for Nordic firmware design	
NRFFW[11]	0x040	Reserved for Nordic firmware design	
NRFFW[12]	0x044	Reserved for Nordic firmware design	
NRFHW[0]	0x050	Reserved for Nordic hardware design	
NRFHW[1]	0x054	Reserved for Nordic hardware design	
NRFHW[2]	0x058	Reserved for Nordic hardware design	
NRFHW[3]	0x05C	Reserved for Nordic hardware design	
NRFHW[4]	0x060	Reserved for Nordic hardware design	
NRFHW[5]	0x064	Reserved for Nordic hardware design	
NRFHW[6]	0x068	Reserved for Nordic hardware design	
NRFHW[7]	0x06C	Reserved for Nordic hardware design	
NRFHW[8]	0x070	Reserved for Nordic hardware design	
NRFHW[9]	0x074	Reserved for Nordic hardware design	
NRFHW[10]	0x078	Reserved for Nordic hardware design	
NRFHW[11]	0x07C	Reserved for Nordic hardware design	
CUSTOMER[0]	0x080	Reserved for customer	
CUSTOMER[1]	0x084	Reserved for customer	
CUSTOMER[2]	0x088	Reserved for customer	
CUSTOMER[3]	0x08C	Reserved for customer	
CUSTOMER[4]	0x090	Reserved for customer	
CUSTOMER[5]	0x094	Reserved for customer	
CUSTOMER[6]	0x098	Reserved for customer	



Register	Offset	Description
CUSTOMER[7]	0x09C	Reserved for customer
CUSTOMER[8]	0x0A0	Reserved for customer
CUSTOMER[9]	0x0A4	Reserved for customer
CUSTOMER[10]	0x0A8	Reserved for customer
CUSTOMER[11]	0x0AC	Reserved for customer
CUSTOMER[12]	0x0B0	Reserved for customer
CUSTOMER[13]	0x0B4	Reserved for customer
CUSTOMER[14]	0x0B8	Reserved for customer
CUSTOMER[15]	0x0BC	Reserved for customer
CUSTOMER[16]	0x0C0	Reserved for customer
CUSTOMER[17]	0x0C4	Reserved for customer
CUSTOMER[18]	0x0C8	Reserved for customer
CUSTOMER[19]	0x0CC	Reserved for customer
CUSTOMER[20]	0x0D0	Reserved for customer
CUSTOMER[21]	0x0D4	Reserved for customer
CUSTOMER[22]	0x0D8	Reserved for customer
CUSTOMER[23]	0x0DC	Reserved for customer
CUSTOMER[24]	0x0E0	Reserved for customer
CUSTOMER[25]	0x0E4	Reserved for customer
CUSTOMER[26]	0x0E8	Reserved for customer
CUSTOMER[27]	0x0EC	Reserved for customer
CUSTOMER[28]	0x0F0	Reserved for customer
CUSTOMER[29]	0x0F4	Reserved for customer
CUSTOMER[30]	0x0F8	Reserved for customer
CUSTOMER[31]	0x0FC	Reserved for customer
PSELRESET[0]	0x200	Mapping of the nRESET function (see POWER chapter for details)
PSELRESET[1]	0x204	Mapping of the nRESET function (see POWER chapter for details)
APPROTECT	0x208	Access port protection
NFCPINS	0x20C	Setting of pins dedicated to NFC functionality: NFC antenna or GPIO
DEBUGCTRL	0x210	Processor debug control
REGOUT0	0x304	Output voltage from REGO regulator stage. The maximum output voltage from this stage is
		given as VDDH - VREGODROP.

Table 11: Register overview

#### 4.5.1.1 NRFFW[n] (n=0..12)

Address offset:  $0x014 + (n \times 0x4)$ Reserved for Nordic firmware design

Bit number	31	30 2	29 2	8 2	27 2	26 2	25 :	24	23	22	21	. 20	19	18	17	16 :	15	14 :	13 1	.2 1	1 1	0 9	8	7	6	5	4	3	2	1 0
ID	Α	A	Α /	4 /	Α ,	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Δ ,	A A	A	Α	Α	Α	Α	Α	Α	A	A A
Reset 0xFFFFFFF	1	1	1 :	1 :	1 :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1	. 1	1	1	1	1	1	1	1	1 1

A RW NRFFW

Reserved for Nordic firmware design

## 4.5.1.2 NRFHW[n] (n=0..11)

Address offset:  $0x050 + (n \times 0x4)$ 

Reserved for Nordic hardware design




Reset 0xFFFFFFFF         1	111111111111
Reset 0xFFFFFFFF 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	111111111111
ID A A A A A A A A A A A A A A A A A A A	. A A A A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 1	2 11 10 9 8 7 6 5 4 3 2 1 0

#### 4.5.1.3 CUSTOMER[n] (n=0..31)

Address offset:  $0x080 + (n \times 0x4)$ 

Reserved for customer



#### 4.5.1.4 PSELRESET[n] (n=0..1)

Address offset:  $0x200 + (n \times 0x4)$ 

Mapping of the nRESET function (see POWER chapter for details)

All PSELRESET registers have to contain the same value for a pin mapping to be valid. If values are not the same, there will be no nRESET function exposed on a GPIO. As a result, the device will always start independently of the levels present on any of the GPIOs.

Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		18	GPIO pin number onto which nRESET is exposed
В	RW PORT		0	Port number onto which nRESET is exposed
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 4.5.1.5 APPROTECT

Address offset: 0x208
Access port protection

Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A
Res	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PALL			Enable or disable access port protection.
				See Debug and trace on page 46 for more information.
		Disabled	0xFF	Disable



#### 4.5.1.6 NFCPINS

Address offset: 0x20C

Setting of pins dedicated to NFC functionality: NFC antenna or GPIO

Bit r	number		31 30 29 28 27 26	3 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Res	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PROTECT			Setting of pins dedicated to NFC functionality
		Disabled	0	Operation as GPIO pins. Same protection as normal GPIO
				pins
		NFC	1	Operation as NFC antenna pins. Configures the protection
				for NFC operation

#### 4.5.1.7 DEBUGCTRL

Address offset: 0x210
Processor debug control

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID	B B B B B B B A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field Value ID	
A RW CPUNIDEN	Configure CPU non-intrusive debug features
Enabled	OxFF Enable CPU ITM and ETM functionality (default behavior)
Disabled	0x00 Disable CPU ITM and ETM functionality
B RW CPUFPBEN	Configure CPU flash patch and breakpoint (FPB) unit
	behavior
Enabled	0xFF Enable CPU FPB unit (default behavior)
Disabled	0x00 Disable CPU FPB unit. Writes into the FPB registers will be
	ignored.

#### 4.5.1.8 REGOUTO

Address offset: 0x304

Output voltage from REGO regulator stage. The maximum output voltage from this stage is given as VDDH - VREGODROP.

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			ААА
Reset 0xFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID Acce Field			
A RW VOUT			Output voltage from REG0 regulator stage.
	1V8	0	1.8 V
	2V1	1	2.1 V
	2V4	2	2.4 V
	2V7	3	2.7 V
	3V0	4	3.0 V
	3V3	5	3.3 V
	DEFAULT	7	Default voltage: 1.8 V



## 4.6 EasyDMA

EasyDMA is a module implemented by some peripherals to gain direct access to Data RAM.

EasyDMA is an AHB bus master similar to CPU and is connected to the AHB multilayer interconnect for direct access to Data RAM. EasyDMA is not able to access flash.

A peripheral can implement multiple EasyDMA instances to provide dedicated channels. For example, for reading and writing of data between the peripheral and RAM. This concept is illustrated in EasyDMA example on page 43.




Figure 4: EasyDMA example

An EasyDMA channel is implemented in the following way, but some variations may occur:

```
READERBUFFER_SIZE 5
WRITERBUFFER_SIZE 6

uint8_t readerBuffer[READERBUFFER_SIZE] __at__ 0x20000000;
uint8_t writerBuffer[WRITERBUFFER_SIZE] __at__ 0x200000005;

// Configuring the READER channel
MYPERIPHERAL->READER.MAXCNT = READERBUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &readerBuffer;

// Configure the WRITER channel
MYPERIPHERAL->WRITER.MAXCNT = WRITEERBUFFER_SIZE;
MYPERIPHERAL->WRITER.PTR = &writerBuffer;
```

This example shows a peripheral called MYPERIPHERAL that implements two EasyDMA channels - one for reading called READER, and one for writing called WRITER. When the peripheral is started, it is assumed that the peripheral will perform the following tasks:

- Read 5 bytes from the readerBuffer located in RAM at address 0x20000000
- Process the data
- Write no more than 6 bytes back to the writerBuffer located in RAM at address 0x20000005

The memory layout of these buffers is illustrated in EasyDMA memory layout on page 44.



0x20000000	readerBuffer[0]	readerBuffer[1]	readerBuffer[2]	readerBuffer[3]
0x20000004	readerBuffer[4]	writerBuffer[0]	writerBuffer[1]	writerBuffer[2]
0x20000008	writerBuffer[3]	writerBuffer[4]	writerBuffer[5]	

Figure 5: EasyDMA memory layout

The WRITER.MAXCNT register should not be specified larger than the actual size of the buffer (writerBuffer). Otherwise, the channel would overflow the writerBuffer.

Once an EasyDMA transfer is completed, the AMOUNT register can be read by the CPU to see how many bytes were transferred. For example, CPU can read MYPERIPHERAL->WRITER.AMOUNT register to see how many bytes WRITER wrote to RAM.

**Note:** The PTR register of a READER or WRITER must point to a valid memory region before use. The reset value of a PTR register is not guaranteed to point to valid memory. See Memory on page 18 for more information about the different memory regions and EasyDMA connectivity.

#### 4.6.1 EasyDMA error handling

Some errors may occur during DMA handling.

If READER.PTR or WRITER.PTR is not pointing to a valid memory region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

If several AHB bus masters try to access the same AHB slave at the same time, AHB bus congestion might occur. An EasyDMA channel is an AHB master. Depending on the peripheral, the peripheral may either stall and wait for access to be granted, or lose data.

## 4.6.2 EasyDMA array list

EasyDMA is able to operate in Array List mode.

The Array List mode is implemented in channels where the LIST register is available.

The array list does not provide a mechanism to explicitly specify where the next item in the list is located. Instead, it assumes that the list is organized as a linear array where items are located one after the other in RAM.



The EasyDMA Array List can be implemented by using the data structure ArrayList\_type as illustrated in the code example below using a READER EasyDMA channel as an example:

```
#define BUFFER_SIZE 4

typedef struct ArrayList
{
   uint8_t buffer[BUFFER_SIZE];
} ArrayList_type;

ArrayList_type ReaderList[3] __at__ 0x20000000;

MYPERIPHERAL->READER.MAXCNT = BUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &ReaderList;
MYPERIPHERAL->READER.LIST = MYPERIPHERAL_READER_LIST_ArrayList;
```

The data structure only includes a buffer with size equal to the size of READER.MAXCNT register. EasyDMA uses the READER.MAXCNT register to determine when the buffer is full.

# 0x20000000 : ReaderList[0] buffer[0] buffer[1] buffer[2] buffer[3] 0x20000004 : ReaderList[1] buffer[0] buffer[1] buffer[2] buffer[3] 0x20000008 : ReaderList[2] buffer[0] buffer[1] buffer[2] buffer[3]

Figure 6: EasyDMA array list

## 4.7 AHB multilayer

READER.PTR = &ReaderList

AHB multilayer enables parallel access paths between multiple masters and slaves in a system. Access is resolved using priorities.

Each bus master is connected to all the slave devices using an interconnection matrix. The bus masters are assigned priorities, which are used to resolve access when two (or more) bus masters request access to the same slave device. When that occurs, the following rules apply:

- If two (or more) bus masters request access to the same slave device, the master with the highest priority is granted the access first.
- Bus masters with lower priority are stalled until the higher priority master has completed its transaction.
- If the higher priority master pauses at any point during its transaction, the lower priority master in queue is temporarily granted access to the slave device until the higher priority master resumes its activity.
- Bus masters that have the same priority are mutually exclusive, thus cannot be used concurrently.

Some peripherals, such as RADIO, do not have a safe stalling mechanism (no internal data buffering, or opportunity to pause incoming data). Being a low priority bus master might cause loss of data for such peripherals upon bus contention. To avoid AHB bus contention when using multiple bus masters, follow these guidelines:



- Avoid situations where more than one bus master is accessing the same slave.
- If more than one bus master is accessing the same slave, make sure that the bus bandwidth is not exhausted.

Below is a list of bus masters in the system and their priorities.

Bus master name	Description
CPU	
CTRL-AP	
USB	
SPIM1/SPIS1/TWIM1/TWIS1	Same priority and mutually exclusive
RADIO	
CCM/ECB/AAR	Same priority and mutually exclusive
SAADC	
UARTEO	
SPIMO/SPISO/TWIMO/TWISO	Same priority and mutually exclusive
SPIM2/SPIS2	Same priority and mutually exclusive
NFCT	
12S	
PDM	
PWM0	
PWM1	
PWM2	
PWM3	
UARTE1	
SPIM3	

Table 12: AHB bus masters (listed from highest to lowest priority)

Defined bus masters are the CPU and peripherals with implemented EasyDMA. The available slaves are RAM AHB slaves. How the bus masters and slaves are connected using the interconnection matrix is illustrated in Memory on page 18.

## 4.8 Debug and trace

Debug and trace system offers a flexible and powerful mechanism for non-intrusive debugging.




Figure 7: Debug and trace overview



The main features of the debug and trace system are the following:

- Two-pin serial wire debug (SWD) interface
- Flash patch and breakpoint (FPB) unit that supports:
  - Two literal comparators
  - Six instruction comparators
- Data watchpoint and trace (DWT) unit with four comparators
- Instrumentation trace macrocell (ITM)
- Embedded trace macrocell (ETM)
- Trace port interface unit (TPIU)
  - 4-bit parallel trace of ITM and ETM trace data
  - Serial wire output (SWO) trace of ITM data

#### 4.8.1 DAP - Debug access port

An external debugger can access the device via the DAP.

The debug access port (DAP) implements a standard ARM<sup>®</sup> CoreSight<sup>™</sup> serial wire debug port (SW-DP), which implements the serial wire debug protocol (SWD). SWD is a two-pin serial interface, see SWDCLK and SWDIO in Debug and trace overview on page 46.

In addition to the default access port in CPU (AHB-AP), the DAP includes a custom control access port (CTRL-AP). The CTRL-AP is described in more detail in CTRL-AP - Control access port on page 47.

#### Note:

- The SWDIO line has an internal pull-up resistor.
- The SWDCLK line has an internal pull-down resistor.

#### 4.8.2 CTRL-AP - Control access port

The control access port (CTRL-AP) is a custom access port that enables control of the device when other access ports in the DAP are disabled by the access port protection.

Access port protection blocks the debugger from read and write access to all CPU registers and memory-mapped addresses. See the UICR register APPROTECT on page 41 for more information on enabling access port protection.

Control access port has the following features:

- Soft reset, see Reset on page 66 for more information
- Disabling of access port protection, which is the reason why CTRL-AP allows control of the device even when all other access ports in the DAP are disabled by the access port protection

Access port protection is disabled by issuing an ERASEALL command via CTRL-AP. This command will erase the flash, UICR, and RAM.



#### 4.8.2.1 Registers

Register	Offset	Description
RESET	0x000	Soft reset triggered through CTRL-AP
ERASEALL	0x004	Erase all
ERASEALLSTATUS	0x008	Status register for the ERASEALL operation
APPROTECTSTATUS	0x00C	Status register for access port protection
IDR	0x0FC	CTRL-AP identification register, IDR

Table 13: Register overview

#### 4.8.2.1.1 RESET

Address offset: 0x000


Soft reset triggered through CTRL-AP

Bit number	31 3	0 29 28 27 26 25 24 2	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000	0 (	000000	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field V			
A RW RESET		9	Soft reset triggered through CTRL-AP. See Reset behavior in
		F	POWER chapter for more details.
N	loReset 0	F	Reset is not active
R	eset 1	F	Reset is active. Device is held in reset.

#### 4.8.2.1.2 ERASEALL

Address offset: 0x004

Erase all



#### 4.8.2.1.3 ERASEALLSTATUS

Address offset: 0x008

Status register for the ERASEALL operation


Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A R ERASEALLSTATUS			Status register for the ERASEALL operation
	Ready	0	ERASEALL is ready
	Busy	1	ERASEALL is busy (on-going)



#### 4.8.2.1.4 APPROTECTSTATUS

Address offset: 0x00C

Status register for access port protection



#### 4.8.2.1.5 IDR

Address offset: 0x0FC

CTRL-AP identification register, IDR

Bit n	umbe	er		31	30 2	9 28	27	26 2	5 2	4 23	3 22	21	20 1	9 18	17	16	15 1	4 13	3 12	11 1	10 9	8	7	6	5 .	4 3	2	1	0
ID				Ε	E E	E	D	D [	) C	) С	С	С	C (	С	С	В	ВЕ	3 B					Α	A	A ,	A A	A	Α	Α
Rese	t 0x0	2880000		0	0 (	0	0	0 1	1 0	1	0	0	0 :	١ ٥	0	0	0 (	0	0	0	0 0	0	0	0	0	0 0	0	0	0
ID																													
Α	R	APID								Al	P ide	enti	ficat	ion															
В	R	CLASS								A	cces	s po	ort (	4P) c	lass														
			NotDefined	0x	0					N	o de	efine	ed cl	ass															
			MEMAP	0x	8					M	lem	ory	acce	ss p	ort														
С	R	JEP106ID								JE	DEC	JEF	2106	ide	ntity	со со	de												
D	R	JEP106CONT								JE	DEC	JEF	2106	con	tinu	atio	on c	ode											
Е	R	REVISION								Re	evisi	ion																	

#### 4.8.2.2 Electrical specification

#### 4.8.2.2.1 Control access port

Symbol	Description	Min.	Тур.	Max.	Units
R <sub>pull</sub>	Internal SWDIO and SWDCLK pull up/down resistance		13		kΩ
f <sub>SWDCLK</sub>	SWDCLK frequency	0.125		8	MHz

#### 4.8.3 Debug interface mode

Before an external debugger can access either CPU's access port (AHB-AP) or the control access port (CTRL-AP), the debugger must first request the device to power up via CxxxPWRUPREQ in the SWJ-DP.

If the device is in System OFF when power is requested via CxxxPWRUPREQ, the system will wake up and the DIF flag in RESETREAS on page 72 will be set. The device is in the debug interface mode as long as the debugger is requesting power via CxxxPWRUPREQ. Once the debugger stops requesting power via CxxxPWRUPREQ, the device is back in normal mode. Some peripherals behave differently in Debug Interface mode compared to normal mode. These differences are described in more detail in the chapters of the peripherals that are affected.

When a debug session is over, the external debugger must make sure to put the device back into normal mode since the overall power consumption is higher in debug interface mode than in normal mode.

For details on how to use the debug capabilities, read the debug documentation of your IDE.

NORDIC'

#### 4.8.4 Real-time debug

The nRF52833 supports real-time debugging.

Real-time debugging allows interrupts to execute to completion in real time when breakpoints are set in thread mode or lower priority interrupts. This enables developers to set breakpoints and single-step through the code without the risk of real-time event-driven threads running at higher priority failing. For example, this enables the device to continue to service the high-priority interrupts of an external controller or sensor without failure or loss of state synchronization while the developer steps through code in a low-priority thread.

#### 4.8.5 Trace

The device supports ETM and ITM trace.

Trace data from the ETM and the ITM is sent to an external debugger via a 4-bit wide parallel trace port interface unit (TPIU), see TRACEDATA[0] through TRACEDATA[3] and TRACECLK in Debug and trace overview on page 46.

In addition to parallel trace, the TPIU supports serial trace via the serial wire output (SWO) trace protocol. Parallel and serial trace cannot be used at the same time. ETM trace is only supported in Parallel Trace mode, while ITM trace is supported in both Parallel and Serial Trace modes.

For details on how to use the trace capabilities, read the debug documentation of your IDE.

TPIU's trace pins are multiplexed with GPIOs. SWO and TRACEDATA[0] use the same GPIO. See Pin assignments on page 556 for more information.

Trace speed is configured in register TRACECONFIG on page 91. The speed of the trace pins depends on the DRIVE setting of the GPIOs that the trace pins are multiplexed with. Only SOS1 and H0H1 drives are suitable for debugging. SOS1 is the default DRIVE setting at reset. If parallel or serial trace port signals are not fast enough with the default settings, all GPIOs in use for tracing should be set to high drive (H0H1). The DRIVE setting for these GPIOs should not be overwritten by firmware during the debugging session.

#### 4.8.5.1 Electrical specification

#### 4.8.5.1.1 Trace port

Symbol	Description	Min.	Тур.	Max.	Units
T <sub>cyc</sub>	Clock period as defined by Arm in the Timing specifications	62.5		500	ns
	for Trace Port Physical Interface of the Embedded Trace				
	Macrocell Architecture Specification				



## 5 Power and clock management

## 5.1 Power management unit (PMU)

Power and clock management in nRF52833 is designed to automatically ensure maximum power efficiency.

The core of the power and clock management system is the power management unit (PMU) illustrated in the following figure.




Figure 8: Power management unit

The PMU automatically detects which power and clock resources are required by the different system components at any given time. The PMU will then automatically start/stop and choose operation modes in supply regulators and clock sources, to achieve the lowest power consumption possible.

## 5.2 Current consumption

Because the system is continually being tuned by the Power management unit (PMU) on page 51, estimating an application's current consumption can be challenging when measurements cannot be directly performed on the hardware. To facilitate the estimation process, a set of current consumption scenarios are provided to show the typical current drawn from the VDD supply.

Each scenario specifies a set of operations and conditions applying to the given scenario. The following table shows a set of common conditions used in all scenarios, unless otherwise stated in the description of a given scenario. All scenarios are listed in Electrical specification on page 52.



Condition	Value
Supply	3 V on VDD/VDDH (Normal voltage mode)
Temperature	25°C
СРИ	WFI (wait for interrupt)/WFE (wait for event) sleep
Peripherals	All idle
Clock	Not running
Regulator	LDO
RAM	In System ON, full 128 kB powered. In system OFF, full 128 kB retention.
Compiler	GCC v7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] (GNU Tools for Arm Embedded Processors 7-2018-q3-update).  • Compiler flags: -00 -falign-functions=16 -fno-strict-aliasing -mthumb -mcpu=cortex-m4 -mfloat-abi=hard -mfpu=fpv4-sp-d16.
Compiler for CPU Running and Compounded	Compiler flags: -xc -std=gnu99target=arm-arm-none-eabi -mcpu=cortex-m4 -mfpu=none -mfloat-abi=soft -c -fno-rtti -funsigned-char -gdwarf-3 -fropi -Ofast -ffunction-sections -Omax     Linker flags:cpu=Cortex-M4fpu=SoftVFPstrict -Omax
Cache enabled <sup>2</sup>	Yes
32 MHz crystal <sup>3</sup>	SMD 2520, 32 MHz, 10 pF +/- 10 ppm

Table 14: Current consumption scenarios, common conditions

## 5.2.1 Electrical specification

## 5.2.1.1 Sleep

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>ON_RAMOFF_EVENT</sub>	System ON, no RAM retention, wake on any event		1.1		μΑ
I <sub>ON_RAMON_EVENT</sub>	System ON, full 128 kB RAM retention, wake on any event		1.8		μΑ
I <sub>ON_RAMON_POF</sub>	System ON, full 128 kB RAM retention, wake on any event,		1.9		μΑ
	power-fail comparator enabled				
I <sub>ON_RAMON_GPIOTE</sub>	System ON, full 128 kB RAM retention, wake on GPIOTE		7.4		μΑ
	input (event mode)				
I <sub>ON_RAMON_GPIOTEPO</sub>	RTSystem ON, full 128 kB RAM retention, wake on GPIOTE		1.8		μΑ
	PORT event				
I <sub>ON_RAMOFF_RTC</sub>	System ON, no RAM retention, wake on RTC (running from		1.5		μΑ
	LFRC clock)				
I <sub>ON_RAMON_RTC</sub>	System ON, full 128 kB RAM retention, wake on RTC		2.6		μΑ
	(running from LFRC clock)				

Applies only when CPU is running from flash memory
 Applies only when HFXO is running



Symbol	Description	Min.	Тур.	Max.	Units
I <sub>OFF_RAMOFF_RESET</sub>	System OFF, no RAM retention, wake on reset		0.6		μΑ
I <sub>OFF_RAMOFF_LPCOMP</sub>	System OFF, no RAM retention, wake on LPCOMP		0.9		μΑ
I <sub>OFF_RAMON_RESET</sub>	System OFF, full 128 kB RAM retention, wake on reset		1.3		μΑ
ION_RAMOFF_EVENT_5V	System ON, no RAM retention, wake on any event, 5 V		1.3		μΑ
	supply on VDDH, REG0 output = 3.3 V				
I <sub>OFF_RAMOFF_RESET_5V</sub>	System OFF, no RAM retention, wake on reset, 5 V supply on		1.0		μΑ
	VDDH, REGO output = 3.3 V				




Figure 9: System OFF, no RAM retention, wake on reset (typical values)






Figure 10: System ON, no RAM retention, wake on any event (typical values)

#### 5.2.1.2 COMP active

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>COMP,LP</sub>	COMP enabled, low power mode		22.7		μΑ
I <sub>COMP,NORM</sub>	COMP enabled, normal mode		26.4		μΑ
I <sub>COMP,HS</sub>	COMP enabled, high-speed mode		33.0		μΑ

#### 5.2.1.3 CPU running

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>CPU0</sub>	CPU running CoreMark @64 MHz from flash, Clock = HFXO,		3.3		mA
	Regulator = DC/DC				
I <sub>CPU1</sub>	CPU running CoreMark @64 MHz from flash, Clock = HFXO		5.6		mA
I <sub>CPU2</sub>	CPU running CoreMark @64 MHz from RAM, Clock = HFXO,		2.4		mA
	Regulator = DC/DC				
I <sub>CPU3</sub>	CPU running CoreMark @64 MHz from RAM, Clock = HFXO		4.7		mA
I <sub>CPU4</sub>	CPU running CoreMark @64 MHz from flash, Clock = HFINT,		3.1		mA
	Regulator = DC/DC				

#### 5.2.1.4 NFCT active

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>sense</sub>	Current in SENSE STATE <sup>4</sup>		100		nA
I <sub>activated</sub>	Current in ACTIVATED STATE		400		μΑ

<sup>&</sup>lt;sup>4</sup> This current does not apply when in NFC field

## 5.2.1.5 Radio transmitting/receiving

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>RADIO_TX0</sub>	Radio transmitting @ 8 dBm output power, 1 Mbps		15.5		mA
	$Bluetooth^{\circ}$ low energy (BLE) mode, Clock = HFXO, Regulator				
	= DC/DC				
I <sub>RADIO_TX1</sub>	Radio transmitting @ 0 dBm output power, 1 Mbps BLE		6.0		mA
	mode, Clock = HFXO, Regulator = DC/DC				
I <sub>RADIO_TX2</sub>	Radio transmitting @ -40 dBm output power, 1 Mbps BLE		3.5		mA
	mode, Clock = HFXO, Regulator = DC/DC				
I <sub>RADIO_TX3</sub>	Radio transmitting @ 0 dBm output power, 1 Mbps BLE		11.0		mA
	mode, Clock = HFXO				
I <sub>RADIO_TX4</sub>	Radio transmitting @ -40 dBm output power, 1 Mbps BLE		5.4		mA
	mode, Clock = HFXO				
I <sub>RADIO_TX5</sub>	Radio transmitting @ 0 dBm output power, 250 kbit/s IEE		6.0		mA
	802.15.4-2006 mode, Clock = HFXO, Regulator = DC/DC				
I <sub>RADIO_RX0</sub>	Radio receiving @ 1 Mbps BLE mode, Clock = HFXO,		6.0		mA
	Regulator = DC/DC				
I <sub>RADIO_RX1</sub>	Radio receiving @ 1 Mbps BLE mode, Clock = HFXO		10.5		mA
I <sub>RADIO_RX2</sub>	Radio receiving @ 250 kbit/s IEE 802.15.4-2006 mode, Clock		6.2		mA
	= HFXO, Regulator = DC/DC				




Figure 11: Radio transmitting @ 8 dBm output power, 1 Mbps BLE mode, Clock = HFXO, Regulator = DC/DC (typical values)






Figure 12: Radio transmitting @ 0 dBm output power, 1 Mbps BLE mode, Clock = HFXO, Regulator = DC/DC (typical values)

#### 5.2.1.6 RNG active

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>RNG0</sub>	RNG running		539		μΑ

#### 5.2.1.7 SAADC active

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>SAADC,RUN</sub>	SAADC sampling @ 16 ksps, Acquisition time = 20 $\mu$ s, Clock =		1.37		mA
	HFXO, Regulator = DC/DC				

#### 5.2.1.8 TEMP active

Symbol	Description	Min.	Тур.	Max.	Units	
I <sub>TEMPO</sub>	TEMP started		0.92		mA	

#### 5.2.1.9 TIMER running

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>TIMERO</sub>	One TIMER instance running @ 1 MHz, Clock = HFINT		342		μΑ
I <sub>TIMER1</sub>	Two TIMER instances running @ 1 MHz, Clock = HFINT		341		μΑ
I <sub>TIMER2</sub>	One TIMER instance running @ 1 MHz, Clock = HFXO		573		μΑ
I <sub>TIMER3</sub>	One TIMER instance running @ 16 MHz, Clock = HFINT		497		μΑ
I <sub>TIMER4</sub>	One TIMER instance running @ 16 MHz, Clock = HFXO		729		μΑ



#### 5.2.1.10 USBD running

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>USB,ACTIVE,VBUS</sub>	Current from VBUS supply, USB active		2.4		mA
I <sub>USB,SUSPEND,VBUS</sub>	Current from VBUS supply, USB suspended, CPU sleeping		262		μΑ
I <sub>USB,ACTIVE,VDD</sub>	Current from VDD supply (normal voltage mode), all RAM		7.73		mA
	retained, regulator=LDO, CPU running, USB active				
I <sub>USB,SUSPEND,VDD</sub>	Current from VDD supply (normal voltage mode), all RAM		173		μΑ
	retained, regulator=LDO, CPU sleeping, USB suspended				
I <sub>USB,ACTIVE,VDDH</sub>	Current from VDDH supply (high voltage mode), VDD=3		7.46		mA
	V (REGO output), all RAM retained, regulator=LDO, CPU				
	running, USB active				
I <sub>USB,SUSPEND,VDDH</sub>	Current from VDDH supply (high voltage mode), VDD=3		178		μΑ
	V (REGO output), all RAM retained, regulator=LDO, CPU				
	sleeping, USB suspended				
I <sub>USB,DISABLED,VDD</sub>	Current from VDD supply, USB disabled, VBUS supply		7		μΑ
	connected, all RAM retained, regulator=LDO, CPU sleeping				

#### 5.2.1.11 WDT active

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>WDT,STARTED</sub>	WDT started		2.5		μΑ

#### 5.2.1.12 Compounded

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>SO</sub>	CPU running CoreMark from flash, Radio transmitting @				mA
	0 dBm output power, 1 Mbps <i>Bluetooth</i> low energy (BLE)				
	mode, Clock = HFXO, Regulator = DC/DC				
I <sub>S1</sub>	CPU running CoreMark from flash, Radio receiving @ 1				mA
	Mbps BLE mode, Clock = HFXO, Regulator = DC/DC				
I <sub>S2</sub>	CPU running CoreMark from flash, Radio transmitting @ 0				mA
	dBm output power, 1 Mbps BLE mode, Clock = HFXO				
I <sub>S3</sub>	CPU running CoreMark from flash, Radio receiving @ 1				mA
	Mbps BLE mode, Clock = HFXO				

## 5.3 POWER — Power supply

The power supply consists of a number of LDO and DC/DC regulators that are utilized to maximize the system's power efficiency.

This device has the following power supply features:

- On-chip LDO and DC/DC regulators
- Global System ON/OFF modes
- Individual RAM section power control for all system modes
- Analog or digital pin wakeup from System OFF
- Supervisor hardware to manage power-on reset, brownout, and power failure
- Auto-controlled refresh modes for LDO and DC/DC regulators to maximize efficiency
- Separate USB supply



#### 5.3.1 Main supply

The main supply voltage is connected to the VDD/VDDH pins. The system will enter one of two supply voltage modes, Normal or High Voltage mode, depending on how the supply voltage is connected to these pins.

The system enters Normal Voltage mode when the supply voltage is connected to both the VDD and VDDH pins (pin VDD shorted to pin VDDH). For the supply voltage range to connect to both VDD and VDDH pins, see parameter  $V_{DD}$ .

The system enters High Voltage mode when the supply voltage is only connected to the VDDH pin and the VDD pin is not connected to any voltage supply. For the supply voltage range to connect to the VDDH pin, see parameter  $V_{\text{DDH}}$ .

The register MAINREGSTATUS on page 75 can be used to read the current supply voltage mode.

#### 5.3.1.1 Main voltage regulators

The system contains two main supply regulator stages, REGO and REG1.

REG1 regulator stage has the regulator type options of Low-droput regulator (LDO) and Buck regulator (DC/DC). REG0 regulator stage has only the option of Low-dropout regulator (LDO).

In Normal Voltage mode, only the REG1 regulator stage is used, and the REG0 stage is automatically disabled. In High Voltage mode, both regulator stages (REG0 and REG1) are used. The output voltage of REG0 can be configured in register REGOUTO on page 42. This output voltage is connected to VDD and is the input voltage to REG1.

By default, the LDO regulators are enabled and the DC/DC regulator of REG1 stage is disabled. Register DCDCEN on page 75 is used to enable the DC/DC regulator for REG1 stage.

When the REG1 DC/DC converter is enabled, the LDO for the REG1 stage will be disabled. External LC filters must be connected for the DC/DC regulator if it is being used. The advantage of using the DC/DC regulator is that the overall power consumption is normally reduced as the efficiency of such a regulator is higher than that of a LDO. The efficiency gained by using the DC/DC regulator is best seen when the regulator voltage drop (difference between input and output voltage) is high. The efficiency of internal regulators vary with the supply voltage and the current drawn from the regulators.

**Note:** Do not enable the DC/DC regulator without an external LC filter being connected as this will inhibit device operation, including debug access, until an LC filter is connected.

#### 5.3.1.2 GPIO levels

The GPIO high reference voltage is equal to the level on the VDD pin.

In Normal Voltage mode, the GPIO high level equals the voltage supplied to the VDD pin. In High Voltage mode, it equals the level specified in register REGOUTO on page 42.

#### 5.3.1.3 Regulator configuration examples

The voltage regulators can be configured in several ways, depending on the selected supply voltage mode (Normal/High) and the regulator type option for REG1 (LDO or DC/DC).

Four configuration examples are illustrated in the following figures.






Figure 13: Normal Voltage mode, REG1 LDO




Figure 14: Normal Voltage mode, REG1 DC/DC






Figure 15: High Voltage mode, REG1 LDO




Figure 16: High Voltage mode, REG1 DC/DC

#### 5.3.1.4 Power supply supervisor

The power supply supervisor enables monitoring of the connected power supply.

The power supply supervisor provides the following functionality:


• Power-on reset - signals the circuit when a supply is connected

NORDIC\*

- An optional power-fail comparator (POF) signals the application when the supply voltages drop below a configured threshold
- A fixed brownout reset detector holds the system in reset when the voltage is too low for safe operation

The power supply supervisor is illustrated in the following figure.








Figure 17: Power supply supervisor



#### 5.3.1.5 Power-fail comparator

Using the power-fail comparator (POF) is optional. When enabled, it can provide an early warning to the CPU of an impending power supply failure.

To enable and configure the power-fail comparator, see the register POFCON on page 74.

When the supply voltage falls below the defined threshold, the power-fail comparator generates an event (POFWARN) that can be used by an application to prepare for power failure. This event is also generated when the supply voltage is already below the threshold at the time the power-fail comparator is enabled, or if the threshold is re-configured to a level above the supply voltage.

If the power failure warning is enabled, and the supply voltage is below the threshold, the power-fail comparator will prevent the NVMC from performing write operations to the flash.

The comparator features a hysteresis of V<sub>HYST</sub>, as illustrated in the following figure.




Figure 18: Power-fail comparator (BOR = brownout reset)

To save power, the power-fail comparator is not active in System OFF or System ON when HFCLK is not running.

#### 5.3.2 USB supply

When using the USB peripheral, a 5 V USB supply needs to be provided to the VBUS pin.

The USB peripheral has a dedicated internal voltage regulator for converting the VBUS supply to 3.3 V used by the USB signalling interface (D+ and D- lines, and pull-up on D+). The remainder of the USB peripheral (USBD) is supplied through the main supply like other on-chip features. As a consequence, VBUS and either VDDH or VDD supplies are required for USB peripheral operation.

When VBUS rises into its valid range, the software is notified through a USBDETECTED event. A USBREMOVED event is sent when VBUS goes below its valid range. Use these events to implement the USBD start-up sequence described in the USBD chapter.

When VBUS rises into its valid range while the device is in System OFF, the device resets and transitions to System ON mode. The RESETREAS register will have the VBUS bit set to indicate the source of the wake-up.

See VBUS detection specifications on page 78 for the levels at which the events are sent ( $V_{BUS,DETECT}$  and  $V_{BUS,REMOVE}$ ) or at which the system is woken up from System OFF ( $V_{BUS,DETECT}$ ).



When the USBD peripheral is enabled through the ENABLE register, and VBUS is detected, the regulator is turned on. A USBPWRRDY event is sent when the regulator's worst case settling time has elapsed, indicating to the software that it can enable the USB pull-up to signal a USB connection to the host.

The software can read the state of the VBUS detection and regulator output readiness at any time through the USBREGSTATUS register.




Figure 19: USB voltage regulator

To ensure stability, the input and output of the USB regulator need to be decoupled with a suitable decoupling capacitor. See Reference circuitry on page 560 for the recommended values.

#### 5.3.3 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated.

The device can be put into System OFF mode using the register SYSTEMOFF on page 73. When in System OFF mode, the device can be woken up through one of the following signals:

- The DETECT signal, optionally generated by the GPIO peripheral.
- The ANADETECT signal, optionally generated by the LPCOMP module.
- The SENSE signal, optionally generated by the NFC module to wake-on-field.
- Detecting a valid USB voltage on the VBUS pin (V<sub>BUS,DETECT</sub>).
- A reset.

The system is reset when it wakes up from System OFF mode.

One or more RAM sections can be retained in System OFF mode, depending on the settings in the RAM[n].POWER registers. RAM[n].POWER are retained registers. These registers are usually overwritten by the start-up code provided with the nRF application examples.

Before entering System OFF mode, all on-going EasyDMA transactions need to have completed. See peripheral specific chapters for more information about how to acquire the status of EasyDMA transactions.



#### 5.3.3.1 Emulated System OFF mode

If the device is in Debug Interface mode, System OFF will be emulated to secure that all required resources needed for debugging are available during System OFF.

Required resources needed for debugging include the following key components:

- Debug and trace on page 46
- CLOCK Clock control on page 79
- POWER Power supply on page 57
- NVMC Non-volatile memory controller on page 22
- CPU on page 17
- · Flash memory
- RAM

See Debug and trace on page 46 for more information.

Because the CPU is kept on in an emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed.

#### 5.3.4 System ON mode

System ON is the default state after power-on reset. In System ON mode, all functional blocks such as the CPU or peripherals can be in IDLE or RUN mode, depending on the configuration set by the software and the state of the application executing.

Register RESETREAS on page 72 provides information about the source causing the wakeup or reset.

The system can switch the appropriate internal power sources on and off, depending on the amount of power needed at any given time. The power requirement of a peripheral is directly related to its activity level, and the activity level of a peripheral fluctuates when specific tasks are triggered or events are generated.

#### 5.3.4.1 Sub-power modes

In System ON mode, when the CPU and all peripherals are in IDLE mode, the system can reside in one of the two sub-power modes.

The sub-power modes are:

- Constant Latency
- · Low-power

In Constant Latency mode, the CPU wakeup latency and the PPI task response are constant and kept at a minimum. This is secured by forcing a set of basic resources to be turned on while in sleep. The cost of constant and predictable latency is increased power consumption. Constant Latency mode is selected by triggering the CONSTLAT task.

In Low-power mode, the automatic power management system described in System ON mode on page 65 ensures that the most efficient supply option is chosen to save power. The cost of having the lowest possible power consumption is a varying CPU wakeup latency and PPI task response. Low-power mode is selected by triggering the LOWPWR task.

When the system enters System ON mode, it is by default in the sub-power mode Low-power.

## 5.3.5 RAM power control

The RAM power control registers are used for configuring the following:

- The RAM sections to be retained during System OFF
- The RAM sections to be retained and accessible during System ON



In System OFF, retention of a RAM section is configured in the RETENTION field of the corresponding register RAM[n].POWER (n=0..8) on page 76.

In System ON, retention and accessibility of a RAM section is configured in the RETENTION and POWER fields of the corresponding register RAM[n].POWER (n=0..8) on page 76.

The following table summarizes the behavior of these registers.

Configuration		RAM section status		
System on/off	RAM[n].POWER.POWER	RAM[n].POWER.RETENTION	Accessible	Retained
Off	х	Off	No	No
Off	Х	On	No	Yes
On	Off	Off	No	No
On	Off <sup>1</sup>	On	No	Yes
On	On	х	Yes	Yes

Table 15: RAM section configuration

The advantage of not retaining RAM contents is that the overall current consumption is reduced.

See Memory on page 18 for more information on RAM sections.

#### 5.3.6 Reset

Several sources may trigger a reset.

After a reset has occurred, register RESETREAS can be read to determine which source triggered the reset.

#### 5.3.6.1 Power-on reset

The power-on reset generator initializes the system at power-on.

The system is held in reset state until the supply has reached the minimum operating voltage and the internal voltage regulators have started.

#### 5.3.6.2 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted.

Pin reset is configured via the PSELRESET[0] and PSELRESET[1] registers.

#### 5.3.6.3 Wakeup from System OFF mode reset

The device is reset when it wakes up from System OFF mode.

The debug access port (DAP) is not reset following a wake up from System OFF mode if the device is in Debug Interface mode. See chapter Debug and trace on page 46 for more information.

#### 5.3.6.4 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the application interrupt and reset control register (AIRCR) in the ARM<sup>®</sup> core is set.

See ARM documentation for more details.

A soft reset can also be generated via the register RESET on page 48 in the CTRL-AP.

#### 5.3.6.5 Watchdog reset

A Watchdog reset is generated when the watchdog times out.

<sup>&</sup>lt;sup>1</sup> Not useful. RAM section power off gives negligible reduction in current consumption when retention is on.



See chapter WDT — Watchdog timer on page 551 for more information.

#### 5.3.6.6 Brownout reset

The brownout reset generator puts the system in a reset state if VDD drops below the brownout reset (BOR) threshold.

See section Power fail comparator on page 78 for more information.

#### 5.3.6.7 Retained registers

A retained register is one that will retain its value in System OFF mode and through a reset, depending on the reset source. See the individual peripheral chapters for information on which of their registers are retained.

#### 5.3.6.8 Reset behavior

The various reset sources and their targets are summarized in the table below.

Reset source	Reset target								
	CPU	Peripherals	GPIO	Debug <sup>a</sup>	SWJ-DP	RAM	WDT	Retained	RESETREAS
								registers	
CPU lockup <sup>6</sup>	X	х	x						
Soft reset	х	х	х						
Wakeup from System OFF	x	х		x <sup>7</sup>		x 8	x		
mode reset									
Watchdog reset <sup>9</sup>	X	х	x	х		x	x	x	
Pin reset	x	х	х	х		x	x	x	
Brownout reset	x	x	x	х	x	x	x	x	х
Power-on reset	x	х	х	х	x	x	x	x	х

**Note:** The RAM is never reset, but depending on a reset source the content of RAM may be corrupted.

## 5.3.7 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40000000	POWER	POWER	Power control	

Table 16: Instances

Register	Offset	Description
TASKS_CONSTLAT	0x78	Enable Constant Latency mode
TASKS_LOWPWR	0x7C	Enable Low-power mode (variable latency)

<sup>&</sup>lt;sup>5</sup> All debug components excluding SWJ-DP. See Debug and trace on page 46 for more information about the different debug components.



Reset from CPU lockup is disabled if the device is in Debug Interface mode. CPU lockup is not possible in System OFF.

<sup>&</sup>lt;sup>7</sup> The debug components will not be reset if the device is in Debug Interface mode.

RAM is not reset on wakeup from System OFF mode. RAM, or certain parts of RAM, may not be retained after the device has entered System OFF mode, depending on the settings in the RAM registers.

<sup>&</sup>lt;sup>9</sup> Watchdog reset is not available in System OFF.

Register	Offset	Description
EVENTS_POFWARN	0x108	Power failure warning
EVENTS_SLEEPENTER	0x114	CPU entered WFI/WFE sleep
EVENTS_SLEEPEXIT	0x118	CPU exited WFI/WFE sleep
EVENTS_USBDETECTED	0x11C	Voltage supply detected on VBUS
EVENTS_USBREMOVED	0x120	Voltage supply removed from VBUS
EVENTS_USBPWRRDY	0x124	USB 3.3 V supply ready
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESETREAS	0x400	Reset reason
RAMSTATUS	0x428	RAM status register Deprecated
USBREGSTATUS	0x438	USB supply status
SYSTEMOFF	0x500	System OFF register
POFCON	0x510	Power-fail comparator configuration
GPREGRET	0x51C	General purpose retention register
GPREGRET2	0x520	General purpose retention register
DCDCEN	0x578	Enable DC/DC converter for REG1 stage
MAINREGSTATUS	0x640	Main supply status
RAM[0].POWER	0x900	RAM0 power control register
RAM[0].POWERSET	0x904	RAM0 power control set register
RAM[0].POWERCLR	0x908	RAM0 power control clear register
RAM[1].POWER	0x910	RAM1 power control register
RAM[1].POWERSET	0x914	RAM1 power control set register
RAM[1].POWERCLR	0x918	RAM1 power control clear register
RAM[2].POWER	0x920	RAM2 power control register
RAM[2].POWERSET	0x924	RAM2 power control set register
RAM[2].POWERCLR	0x928	RAM2 power control clear register
RAM[3].POWER	0x930	RAM3 power control register
RAM[3].POWERSET	0x934	RAM3 power control set register
RAM[3].POWERCLR	0x938	RAM3 power control clear register
RAM[4].POWER	0x940	RAM4 power control register
RAM[4].POWERSET	0x944	RAM4 power control set register
RAM[4].POWERCLR	0x948	RAM4 power control clear register
RAM[5].POWER	0x950	RAM5 power control register
RAM[5].POWERSET	0x954	RAM5 power control set register
RAM[5].POWERCLR	0x958	RAM5 power control clear register
RAM[6].POWER	0x960	RAM6 power control register
RAM[6].POWERSET	0x964	RAM6 power control set register
RAM[6].POWERCLR	0x968	RAM6 power control clear register
RAM[7].POWER	0x970	RAM7 power control register
RAM[7].POWERSET	0x974	RAM7 power control set register
RAM[7].POWERCLR	0x978	RAM7 power control clear register
RAM[8].POWER	0x980	RAM8 power control register
RAM[8].POWERSET	0x984	RAM8 power control set register
RAM[8].POWERCLR	0x988	RAM8 power control clear register

Table 17: Register overview

## 5.3.7.1 TASKS\_CONSTLAT

Address offset: 0x78

Enable Constant Latency mode



Α	W TASKS_CONSTLAT		Enable Constant Latency mode
ID			
Reset	0x0000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			А
Bit nu	mber	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### 5.3.7.2 TASKS\_LOWPWR

Address offset: 0x7C

Enable Low-power mode (variable latency)

Bit no	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_LOWPWR			Enable Low-power mode (variable latency)
		Trigger	1	Trigger task

## 5.3.7.3 EVENTS\_POFWARN

Address offset: 0x108

Power failure warning

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_POFWARN			Power failure warning
	NotGenerated	0	Event not generated
	Generated	1	Event generated

## 5.3.7.4 EVENTS\_SLEEPENTER

Address offset: 0x114

CPU entered WFI/WFE sleep

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_SLEEPENTER			CPU entered WFI/WFE sleep
		NotGenerated	0	Event not generated
		Generated	1	Event generated

#### 5.3.7.5 EVENTS\_SLEEPEXIT

Address offset: 0x118

CPU exited WFI/WFE sleep



Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			
A RW EVENTS_SLEEPE	XIT		CPU exited WFI/WFE sleep
	NotGenerated	0	Event not generated
	Generated	1	Event generated

## 5.3.7.6 EVENTS\_USBDETECTED

Address offset: 0x11C

Voltage supply detected on VBUS

Bit n	umber		31	30 2	29 2	8 27	7 26	25	24 2	23 2	22 2	21 2	0 1	9 18	3 17	16	15	14 1	13 1	2 11	. 10	9	8 7	7 6	5	4	3	2	1 0
ID																													Α
Rese	t 0x00000000		0	0	0 (	0 0	0	0	0	0	0 (	0 (	0 (	0	0	0	0	0	0 (	0	0	0	0 (	0	0	0	0	0	0 0
ID																													
Α	RW EVENTS_USBDETECTED								١	/olt	tage	e su	ıppl	y de	etec	ted	on	VBI	JS										
		NotGenerated	0						E	ve	nt r	not	ger	era	ted														
		Generated	1						E	ve	nt g	gene	erat	ted															

#### 5.3.7.7 EVENTS\_USBREMOVED

Address offset: 0x120

Voltage supply removed from VBUS

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_USBREMOVED			Voltage supply removed from VBUS
		NotGenerated	0	Event not generated
		Generated	1	Event generated

#### 5.3.7.8 EVENTS\_USBPWRRDY

Address offset: 0x124 USB 3.3 V supply ready

Bit number	31 3	0 29 28 27 26	5 25 24	23 22 2	21 20 19	18 17	7 16 1	.5 14	13 12	11 1	0 9	8	7 6	5 5	4	3 2	2 1 0
ID																	А
Reset 0x00000000	0 (	0 0 0 0	0 0	0 0 0	0 0 0	0 0	0 (	0 0	0 0	0 (	0	0	0 (	0	0	0 (	0 0
ID Acce Field Value																	
A RW EVENTS_USBPWRRDY				USB 3.3	3 V supp	ly rea	dy										
NotG	enerated 0			Event n	not gene	rated											
Gene	rated 1			Event g	generate	d											

#### **5.3.7.9 INTENSET**

Address offset: 0x304

Enable interrupt



Bit r	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW POFWARN			Write '1' to enable interrupt for event POFWARN
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW SLEEPENTER			Write '1' to enable interrupt for event SLEEPENTER
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW SLEEPEXIT			Write '1' to enable interrupt for event SLEEPEXIT
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW USBDETECTED			Write '1' to enable interrupt for event USBDETECTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Ε	RW USBREMOVED			Write '1' to enable interrupt for event USBREMOVED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW USBPWRRDY			Write '1' to enable interrupt for event USBPWRRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

#### 5.3.7.10 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW POFWARN			Write '1' to disable interrupt for event POFWARN
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	B RW SLEEPENTER			Write '1' to disable interrupt for event SLEEPENTER
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW SLEEPEXIT			Write '1' to disable interrupt for event SLEEPEXIT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW USBDETECTED			Write '1' to disable interrupt for event USBDETECTED
		Clear	1	Disable
		Disabled	0	Read: Disabled



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			FEDCB A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
	Enabled	1	Read: Enabled
E RW USBREMOVED			Write '1' to disable interrupt for event USBREMOVED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
F RW USBPWRRDY			Write '1' to disable interrupt for event USBPWRRDY
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

#### **5.3.7.11 RESETREAS**

Address offset: 0x400

Reset reason

Unless cleared, the RESETREAS register will be cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, this indicates that the chip was reset from the on-chip reset generator, which will indicate a power-on-reset or a brownout reset.

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW RESETPIN			Reset from pin-reset detected
		NotDetected	0	Not detected
		Detected	1	Detected
В	RW DOG			Reset from watchdog detected
		NotDetected	0	Not detected
		Detected	1	Detected
С	RW SREQ			Reset from soft reset detected
		NotDetected	0	Not detected
		Detected	1	Detected
D	RW LOCKUP			Reset from CPU lock-up detected
		NotDetected	0	Not detected
		Detected	1	Detected
Ε	RW OFF			Reset due to wake up from System OFF mode when wakeup
				is triggered from DETECT signal from GPIO
		NotDetected	0	Not detected
		Detected	1	Detected
F	RW LPCOMP			Reset due to wake up from System OFF mode when wakeup
				is triggered from ANADETECT signal from LPCOMP
		NotDetected	0	Not detected
		Detected	1	Detected
G	RW DIF			Reset due to wake up from System OFF mode when wakeup
				is triggered from entering into debug interface mode
		NotDetected	0	Not detected
		Detected	1	Detected
Н	RW NFC			Reset due to wake up from System OFF mode by NFC field
				detect
		NotDetected	0	Not detected





D:+			21 20 20 20 27 2	0.015.04.02.02.04.00.40.47.40.45.44.40.40.41.40.00.00.7.00.5.4.00.00.7.40.40.40.40.40.40.40.40.40.40.40.40.40.
BIT N	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID				I H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		Detected	1	Detected
I	RW VBUS			Reset due to wake up from System OFF mode by VBUS rising
				into valid range
		NotDetected	0	Not detected
		Detected	1	Detected

# 5.3.7.12 RAMSTATUS ( Deprecated )

Address offset: 0x428 RAM status register

Since this register is deprecated the following substitutions have been made: RAM block 0 is equivalent to a block comprising RAM0.S0 and RAM1.S0, RAM block 1 is equivalent to a block comprising RAM2.S0 and RAM3.S0, RAM block 2 is equivalent to a block comprising RAM4.S0 and RAM5.S0 and RAM block 3 is equivalent to a block comprising RAM6.S0 and RAM7.S0. A RAM block field will indicate ON as long as any of the RAM sections associated with a block are on.

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			D C B A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A-D R RAMBLOCK[i] (i=0	3)		RAM block i is on or off/powering up
	Off	0	Off
	On	1	On

### 5.3.7.13 USBREGSTATUS

Address offset: 0x438 USB supply status

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			B A
Reset 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
			Description
A R VBUSDETECT			VBUS input detection status (USBDETECTED and
			USBREMOVED events are derived from this information)
	NoVbus	0	VBUS voltage below valid threshold
	VbusPresent	1	VBUS voltage above valid threshold
B R OUTPUTRDY			USB supply output settling time elapsed
	NotReady	0	USBREG output settling time not elapsed
	Ready	1	USBREG output settling time elapsed (same information as
			USBPWRRDY event)

### **5.3.7.14 SYSTEMOFF**

Address offset: 0x500 System OFF register




Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W SYSTEMOFF			Enable System OFF mode
	Enter	1	Enable System OFF mode

### 5.3.7.15 POFCON

Address offset: 0x510

Power-fail comparator configuration

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D D D D B B B B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW POF			Enable or disable power failure warning
		Disabled	0	Disable
		Enabled	1	Enable
В	RW THRESHOLD			Power-fail comparator threshold setting. This setting applies
				both for normal voltage mode (supply connected to both
				VDD and VDDH) and high voltage mode (supply connected
				to VDDH only). Values 0-3 set threshold below 1.7 V and
				should not be used as brown out detection will be activated
				before power failure warning on such low voltages.
		V17	4	Set threshold to 1.7 V
		V18	5	Set threshold to 1.8 V
		V19	6	Set threshold to 1.9 V
		V20	7	Set threshold to 2.0 V
		V21	8	Set threshold to 2.1 V
		V22	9	Set threshold to 2.2 V
		V23	10	Set threshold to 2.3 V
		V24	11	Set threshold to 2.4 V
		V25	12	Set threshold to 2.5 V
		V26	13	Set threshold to 2.6 V
		V27	14	Set threshold to 2.7 V
		V28	15	Set threshold to 2.8 V
D	RW THRESHOLDVDDH			Power-fail comparator threshold setting for high voltage
				mode (supply connected to VDDH only). This setting does
				not apply for normal voltage mode (supply connected to
				both VDD and VDDH).
		V27	0	Set threshold to 2.7 V
		V28	1	Set threshold to 2.8 V
		V29	2	Set threshold to 2.9 V
		V30	3	Set threshold to 3.0 V
		V31	4	Set threshold to 3.1 V
		V32	5	Set threshold to 3.2 V
		V33	6	Set threshold to 3.3 V
		V34	7	Set threshold to 3.4 V
		V35	8	Set threshold to 3.5 V
		V36	9	Set threshold to 3.6 V
		V37	10	Set threshold to 3.7 V





Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			D D D D B B B A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
	V39	12	Set threshold to 3.9 V
	V40	13	Set threshold to 4.0 V
	V41	14	Set threshold to 4.1 V
	V42	15	Set threshold to 4.2 V

### **5.3.7.16 GPREGRET**

Address offset: 0x51C

General purpose retention register

A	RW GPREGRET	value-1D	General purpose retention register
ID	Acce Field		Value Description
Poss	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A
Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

This register is a retained register

### 5.3.7.17 GPREGRET2

Address offset: 0x520

General purpose retention register

Α	RW GPREGRET	General purpose retention register
ID		
Rese	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A
Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

This register is a retained register

### 5.3.7.18 DCDCEN

Address offset: 0x578


Enable DC/DC converter for REG1 stage

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW DCDCEN			Enable DC/DC converter for REG1 stage.
		Disabled	0	Disable
		Enabled	1	Enable

### 5.3.7.19 MAINREGSTATUS

Address offset: 0x640 Main supply status





# 5.3.7.20 RAM[n].POWER (n=0..8)

Address offset:  $0x900 + (n \times 0x10)$ 

RAMn power control register

Bit n	umber		313	30 29	9 28	3 27	' 26	25	24	23 2	22 21	1 20	19	18	17	16	15 1	14 1	3 12	11	10	9	8	7	6	5	4 3	3 2	1	0
ID			f	e d	С	b	а	Z	Υ	χV	W V	U	Т	S	R	Q	Р	1 0	N M	L	K	J	I.	Н	G	F	E [	С	В	Α
Rese	t 0x0000FFFF		0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	1	1 :	l 1	1	1	1	1	1	1	1	1 1	l <b>1</b>	1	1
ID																														
A-P	RW S[i]POWER (i=015)									Kee	p RA	M:	sect	ion	Si	on (	or o	ff ir	Sys	tem	10	۱m	ode	э.						
										RAN	∕l se	ctio	ns a	re a	alw	ays	ret	aine	ed w	hen	on	, bı	ut c	an						
										alsc	be i	reta	ine	d w	her	n of	ff de	epei	ndin	g or	th	e se	ettii	ngs	in					
										SiRI	ETEN	ITIC	N.	All F	RAN	/I se	ectio	ons	will	be o	off i	n S	yste	em	OF	F				
										mo	de.																			
		Off	0							Off																				
		On	1							On																				
Q-f	RW S[i]RETENTION (i=015)									Kee	p ret	tent	tion	on	RA	M s	ect	ion	Si w	hen	RA	M:	sec	tioi	ı is	off				
		Off	0							Off																				
		On	1							On																				

# 5.3.7.21 RAM[n].POWERSET (n=0..8)

Address offset:  $0x904 + (n \times 0x10)$ 

RAMn power control set register

When read, this register will return the value of the POWER register.

Bit n	umbe	er		31	30 2	9 28	8 27	26	25	24	23 :	22 2	21 2	0 1	9 18	3 17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3 2	1	0
ID				f	e d	d c	b	а	Z	Υ	Χ	w '	νι	JT	S	R	Q	Р	0	N I	М	L K	J	-1	Н	G	F	Ε	D C	В	Α
Rese	t 0x0	000FFFF		0	0 (	0	0	0	0	0	0	0	0 (	0	0	0	0	1	1	1	1	1 1	1	1	1	1	1	1	1 1	. 1	1
ID											Des																				
A-P	W	S[i]POWER (i=015)									Kee	p R	AM	sec	ctio	n Si	of I	RAN	/ln d	on (	or o	ff in	Sys	ten	n O	N n	nod	e			_
			On	1							On																				
Q-f	W	S[i]RETENTION (i=015)									Kee	p re	eter	ntio	n or	n RA	M	sec	tior	Si	wh	en R	AM	sec	ctio	n is	;				
											swi	tche	ed c	off																	
			On	1							On																				

### 5.3.7.22 RAM[n].POWERCLR (n=0..8)

Address offset:  $0x908 + (n \times 0x10)$ 

RAMn power control clear register

When read, this register will return the value of the POWER register.



Bit nu	umbe	r		31	30	29	28	27	26	25	5 2	4 2	3 2	2 2	21 2	0 1	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	1	0
ID				f	e	d	С	b	а	Z	Υ	( )	< \	N '	V I	J	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	E [	) C	В	Α
Rese	t 0x0	000FFFF		0	0	0	0	0	0	0	C	) (	) (	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1 :	l <b>1</b>	1	1
ID																																			
A-P	W	S[i]POWER (i=015)										K	ee	p R	ΑN	l se	ecti	on	Si	of	RA	Mn	on	or	off	in S	Syst	em	10	N m	ode	ė			
			Off	1								C	Off																						
Q-f	W	S[i]RETENTION (i=015)										K	ee	p re	ete	ntio	on	on	RA	M	sec	ctic	n S	i w	hen	n RA	М	sec	tioi	ı is					
												S	wit	che	ed o	off																			
			Off									_	Off																						

# 5.3.8 Electrical specification

# 5.3.8.1 Regulator operating conditions

Symbol	Description	Min.	Тур.	Max.	Units
V <sub>DD,POR</sub>	VDD supply voltage needed during power-on reset.	1.75			V
$V_{DD}$	Normal voltage mode operating voltage.	1.7	3.0	3.6	V
$V_{DDH}$	High voltage mode operating voltage.	2.5	3.7	5.5	V
C <sub>VDD</sub>	Effective decoupling capacitance on the VDD pin.	2.7	4.7	5.5	μF
C <sub>DEC4</sub>	Effective decoupling capacitance on the DEC4 pin.	0.7	1	1.3	μF

# 5.3.8.2 Regulator specifications, REGO stage

Symbol	Description	Min.	Тур.	Max.	Units
V <sub>DDOUT</sub>	VDD output voltage.	1.8		3.3	V
V <sub>DDOUT,ERR</sub>	VDD output voltage error (deviation from setting in	-10		5	%
	REGOUTO on page 42).				

# 5.3.8.3 Device startup times

Symbol	Description	Min.	Тур.	Max.	Units
$t_{\text{POR}}$	Time in power-on reset after supply reaches minimum				
	operating voltage, depending on supply rise time				
$t_{POR,10\mu s}$	VDD rise time 10 μs		1	10	ms
t <sub>POR,10ms</sub>	VDD rise time 10 ms <sup>10</sup> .		9		ms
t <sub>POR,60ms</sub>	VDD rise time 60 ms <sup>10</sup> .		23	110	ms
t <sub>RISE,REGOOUT</sub>	REGO output (VDD) rise time after VDDH reaches minimum				
	VDDH supply voltage <sup>10</sup> .				
t <sub>RISE,REG0OUT,10μs</sub>	VDDH rise time 10 $\mu s^{10}$ .		0.22	1.55	ms
t <sub>RISE,REGOOUT,10ms</sub>	VDDH rise time 10 ms <sup>10</sup> .		5		ms
t <sub>RISE,REGOOUT,100ms</sub>	VDDH rise time 100 ms <sup>10</sup> .	30	50	80	ms
t <sub>PINR</sub>	Reset time when using pin reset, depending on pin				
	capacitance				
t <sub>PINR,500nF</sub>	500 nF capacitance at reset pin.			32.5	ms
$t_{\text{PINR},10\mu\text{F}}$	$10\mu\text{F}$ capacitance at reset pin.			650	ms
t <sub>R2ON</sub>	Time from power-on reset to System ON.				
t <sub>R2ON,NOTCONF</sub>	If reset pin not configured.	tPOR			ms
t <sub>R2ON,CONF</sub>	If reset pin configured.	tPOR+			ms
		tPINR			

<sup>&</sup>lt;sup>10</sup> See Recommended operating conditions on page 576 for more information.



Symbol	Description	Min.	Тур.	Max.	Units
t <sub>OFF2ON</sub>	Time from OFF to CPU execute.		16.5		μs
t <sub>IDLE2CPU</sub>	Time from IDLE to CPU execute.		3.0		μs
t <sub>EVTSET,CL1</sub>	Time from HW event to PPI event in Constant Latency		0.0625		μs
	System ON mode.				
t <sub>EVTSET,CL0</sub>	Time from HW event to PPI event in Low Power System ON		0.0625		μs
	mode.				

# 5.3.8.4 Power fail comparator

Symbol	Description	Min.	Тур.	Max.	Units
V <sub>POF,NV</sub>	Nominal power level warning thresholds (falling supply	1.7		2.8	V
	voltage) in Normal voltage mode (supply on VDD). Levels are				
	configurable between Min. and Max. in 100 mV increments.				
$V_{POF,HV}$	Nominal power level warning thresholds (falling supply	2.7		4.2	V
	voltage) in High voltage mode (supply on VDDH). Levels are				
	configurable in 100 mV increments.				
$V_{POFTOL}$	Threshold voltage tolerance (applies in both Normal voltage	-5		5	%
	mode and High voltage mode).				
$V_{POFHYST}$	Threshold voltage hysteresis (applies in both Normal voltage	40	50	60	mV
	mode and High voltage mode).				
$V_{BOR,OFF}$	Brownout reset voltage range System OFF mode. Brownout	1.2		1.62	V
	only applies to the voltage on VDD.				
$V_{BOR,ON}$	Brownout reset voltage range System ON mode. Brownout	1.57	1.6	1.63	V
	only applies to the voltage on VDD.				

# 5.3.8.5 USB operating conditions

Symbol	Description	Min.	Тур.	Max.	Units
$V_{BUS}$	Supply voltage on VBUS pin	4.35	5	5.5	V
$V_{DPDM}$	Voltage on D+ and D- lines	VSS - 0.3		VUSB33	V
				+ 0.3	

# 5.3.8.6 USB regulator specifications

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>USB,QUIES</sub>	USB regulator quiescent current drawn from VBUS (USBD		170		μΑ
	enabled)				
t <sub>USBPWRRDY</sub>	Time from USB enabled to USBPWRRDY event triggered,		1		ms
	V <sub>BUS</sub> supply provided				
V <sub>USB33</sub>	On voltage at the USB regulator output (DECUSB pin)	3.0	3.3	3.6	V
R <sub>SOURCE,VBUS</sub>	Maximum source resistance on VBUS, including cable			2	Ω
C <sub>DECUSB</sub>	Decoupling capacitor on the DECUSB pin	2.35	4.7	5.5	μF

# 5.3.8.7 VBUS detection specifications

Symbol	Description	Min.	Тур.	Max.	Units
V <sub>BUS,DETECT</sub>	Voltage at which rising VBUS gets reported by USBDETECTED	3.4	4.0	4.3	V
V <sub>BUS,REMOVE</sub>	Voltage at which decreasing VBUS gets reported by		3.6	3.9	V
	USBREMOVED				



# 5.4 CLOCK — Clock control

The clock control system can source the system clocks from a range of internal or external high and low frequency oscillators and distribute them to modules based upon a module's individual requirements. Clock distribution is automated and grouped independently by module to limit current consumption in unused branches of the clock tree.

Listed here are the main features for CLOCK:

- 64 MHz on-chip oscillator
- 64 MHz crystal oscillator, using external 32 MHz crystal
- 32.768 kHz +/-500 ppm RC oscillator
- 32.768 kHz crystal oscillator, using external 32.768 kHz crystal
- 32.768 kHz oscillator synthesized from 64 MHz oscillator
- Firmware (FW) override control of crystal oscillator activity for low latency start up
- · Automatic internal oscillator and clock control, and distribution for ultra-low power




Figure 20: Clock control

### 5.4.1 HFCLK controller

The HFCLK controller provides several clock signals in the system.

These are as follows:

• HCLK64M: 64 MHz CPU clock

PCLK1M: 1 MHz peripheral clock

• PCLK16M: 16 MHz peripheral clock

• PCLK32M: 32 MHz peripheral clock

The HFCLK controller uses the following high frequency clock (HFCLK) sources:

• 64 MHz internal oscillator (HFINT)



64 MHz crystal oscillator (HFXO)

For illustration, see Clock control on page 79.

The HFCLK controller will automatically provide the clock(s) requested by the system. If the system does not request any clocks from the HFCLK controller, the controller will enter a power saving mode.

The HFINT source will be used when HFCLK is requested and HFXO has not been started.

The HFXO is started by triggering the HFCLKSTART task and stopped by triggering the HFCLKSTOP task. When the HFCLKSTART task is triggered, the HFCLKSTARTED event is generated once the HFXO startup time has elapsed. The HFXO startup time is given as the sum of the following:

- HFXO power-up time, as specified in 64 MHz crystal oscillator (HFXO) on page 92.
- HFXO debounce time, as specified in register HFXODEBOUNCE on page 90.

The HFXO must be running to use the RADIO or the calibration mechanism associated with the 32.768 kHz RC oscillator.

### 5.4.1.1 64 MHz crystal oscillator (HFXO)

The 64 MHz crystal oscillator (HFXO) is controlled by a 32 MHz external crystal.

The crystal oscillator is designed for use with an AT-cut quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet.

Circuit diagram of the 64 MHz crystal oscillator on page 80 shows how the 32 MHz crystal is connected to the 64 MHz crystal oscillator.




Figure 21: Circuit diagram of the 64 MHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{\left(C1' \cdot C2'\right)}{\left(C1' + C2'\right)}$$

$$C1' = C1 + C_{pcb1} + C_{pin}$$
  
 $C2' = C2 + C_{pcb2} + C_{pin}$ 

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. For more information, see Reference circuitry on page 560.  $C_{pcb1}$  and  $C_{pcb2}$  are stray capacitances on the PCB.  $C_{pin}$  is the pin input capacitance on the XC1 and XC2 pins. See table 64 MHz crystal oscillator (HFXO) on page 92. The load capacitors C1 and C2 should have the same value.



For reliable operation, the crystal load capacitance, shunt capacitance, equivalent series resistance, and drive level must comply with the specifications in table 64 MHz crystal oscillator (HFXO) on page 92. It is recommended to use a crystal with lower than maximum load capacitance and/or shunt capacitance. A low load capacitance will reduce both start up time and current consumption.

### 5.4.2 LFCLK controller

The system supports several low frequency clock sources.

As illustrated in Clock control on page 79, the system supports the following low frequency clock sources:

- 32.768 kHz RC oscillator (LFRC)
- 32.768 kHz crystal oscillator (LFXO)
- 32.768 kHz synthesized from HFCLK (LFSYNT)

The LFCLK controller and all of the LFCLK clock sources are always switched off when in System OFF mode.

The LFCLK clock is started by first selecting the preferred clock source in register LFCLKSRC on page 90 and then triggering the LFCLKSTART task. If the LFXO is selected as the clock source, the LFCLK will initially start running from the 32.768 kHz LFRC while the LFXO is starting up and automatically switch to using the LFXO once this oscillator is running. The LFCLKSTARTED event will be generated when the LFXO has been started.

The register LFXODEBOUNCE on page 91 is used to configure the LFXO debounce time. The register must be modified if operating in the Extended Operating Conditions temperature range, see Recommended operating conditions on page 576. The LFXO start up time will be increased as a result.

The LFCLK clock is stopped by triggering the LFCLKSTOP task.

Register LFCLKSRC on page 90 controls the clock source, and its allowed swing. The truth table for various situations is as follows:

SRC	EXTERNAL	BYPASS	Comment
0	0	0	Normal operation, LFRC is source
0	0	1	DO NOT USE
0	1	Χ	DO NOT USE
1	0	0	Normal XTAL operation
1	1	0	Apply external low swing signal to XL1, ground XL2
1	1	1	Apply external full swing signal to XL1, leave XL2 grounded or unconnected
1	0	1	DO NOT USE
2	0	0	Normal operation, LFSYNT is source
2	0	1	DO NOT USE
2	1	Χ	DO NOT USE

Table 18: LFCLKSRC configuration depending on clock source

It is not allowed to write to register LFCLKSRC on page 90 when the LFCLK is running.

A LFCLKSTOP task will stop the LFCLK oscillator. However, the LFCLKSTOP task can only be triggered after the STATE field in register LFCLKSTAT on page 89 indicates LFCLK running state.

The synthesized 32.768 kHz clock depends on the HFCLK to run. If high accuracy is required for the LFCLK running off the synthesized 32.768 kHz clock, the HFCLK must running from the HFXO source.

#### 5.4.2.1 32.768 kHz RC oscillator (LFRC)

The default source of the low frequency clock (LFCLK) is the 32.768 kHz RC oscillator (LFRC).

The LFRC oscillator does not require additional external components.



The LFRC frequency will be affected by variation in temperature. The LFRC oscillator can be calibrated to improve accuracy by using the HFXO as a reference oscillator during calibration.

### 5.4.2.2 Calibrating the 32.768 kHz RC oscillator

After the LFRC oscillator is started and running, it can be calibrated by triggering the CAL task.

The LFRC oscillator will then temporarily request the HFCLK to be used as a reference for the calibration. A DONE event will be generated when calibration has finished. The HFCLK crystal oscillator has to be started (by triggering the HFCLKSTART task) in order for the calibration mechanism to work.

It is not allowed to stop the LFRC during an ongoing calibration.

#### 5.4.2.3 Calibration timer

The calibration timer can be used to time the calibration interval of the 32.768 kHz RC oscillator.

The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV (Retained) on page 91 and generate a CTTO event when it reaches 0. The calibration timer will automatically stop when it reaches 0.




Figure 22: Calibration timer

After a CTSTART task has been triggered, the calibration timer will ignore further tasks until it has returned the CTSTARTED event. Likewise, after a CTSTOP task has been triggered, the calibration timer will ignore further tasks until it has returned a CTSTOPPED event. Triggering CTSTART while the calibration timer is running will immediately return a CTSTARTED event. Triggering CTSTOP when the calibration timer is stopped will immediately return a CTSTOPPED event.

#### 5.4.2.4 32.768 kHz crystal oscillator (LFXO)

For higher LFCLK accuracy (when better than +/- 500 ppm accuracy is required), the low frequency crystal oscillator (LFXO) must be used.

The following external clock sources are supported:

- Low swing clock signal applied to the XL1 pin. The XL2 pin shall then be grounded.
- Rail-to-rail clock signal applied to the XL1 pin. The XL2 pin shall then be grounded or left unconnected.

To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. Circuit diagram of the 32.768 kHz crystal oscillator on page 82 shows the LFXO circuitry.




Figure 23: Circuit diagram of the 32.768 kHz crystal oscillator



The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{\left(C1' \cdot C2'\right)}{\left(C1' + C2'\right)}$$

$$C1' = C1 + C_{pcb1} + C_{pin}$$
 
$$C2' = C2 + C_{pcb2} + C_{pin}$$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground.  $C_{pcb1}$  and  $C_{pcb2}$  are stray capacitances on the PCB.  $C_{pin}$  is the pin input capacitance on the XC1 and XC2 pins (see Low frequency crystal oscillator (LFXO) on page 93). The load capacitors C1 and C2 should have the same value.

For more information, see Reference circuitry on page 560.

### 5.4.2.5 32.768 kHz synthesized from HFCLK (LFSYNT)

LFCLK can also be synthesized from the HFCLK clock source. The accuracy of LFCLK will then be the accuracy of the HFCLK.

Using the LFSYNT clock avoids the requirement for a 32.768 kHz crystal, but increases average power consumption as the HFCLK will need to be requested in the system.

### 5.4.3 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40000000	CLOCK	CLOCK	Clock control	

Table 19: Instances

Register	Offset	Description
TASKS_HFCLKSTART	0x000	Start HFXO crystal oscillator
TASKS_HFCLKSTOP	0x004	Stop HFXO crystal oscillator
TASKS_LFCLKSTART	0x008	Start LFCLK
TASKS_LFCLKSTOP	0x00C	Stop LFCLK
TASKS_CAL	0x010	Start calibration of LFRC
TASKS_CTSTART	0x014	Start calibration timer
TASKS_CTSTOP	0x018	Stop calibration timer
EVENTS_HFCLKSTARTED	0x100	HFXO crystal oscillator started
EVENTS_LFCLKSTARTED	0x104	LFCLK started
EVENTS_DONE	0x10C	Calibration of LFRC completed
EVENTS_CTTO	0x110	Calibration timer timeout
EVENTS_CTSTARTED	0x128	Calibration timer has been started and is ready to process new tasks
EVENTS_CTSTOPPED	0x12C	Calibration timer has been stopped and is ready to process new tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
HFCLKRUN	0x408	Status indicating that HFCLKSTART task has been triggered
HFCLKSTAT	0x40C	HFCLK status
LFCLKRUN	0x414	Status indicating that LFCLKSTART task has been triggered
LFCLKSTAT	0x418	LFCLK status
LFCLKSRCCOPY	0x41C	Copy of LFCLKSRC register, set when LFCLKSTART task was triggered
LFCLKSRC	0x518	Clock source for the LFCLK



Register	Offset	Description	
HFXODEBOUNCE	0x528	HFXO debounce time. The HFXO is started by triggering the TASKS_HFCLKSTART task.	
LFXODEBOUNCE	0x52C	LFXO debounce time. The LFXO is started by triggering the TASKS_LFCLKSTART task when the	
		LFCLKSRC register is configured for Xtal.	
CTIV	0x538	Calibration timer interval	Retained
TRACECONFIG	0x55C	Clocking options for the trace port debug interface	

Table 20: Register overview

# 5.4.3.1 TASKS\_HFCLKSTART

Address offset: 0x000

Start HFXO crystal oscillator

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_HFCLKSTART			Start HFXO crystal oscillator
		Trigger	1	Trigger task

# 5.4.3.2 TASKS\_HFCLKSTOP

Address offset: 0x004

Stop HFXO crystal oscillator

Bit n	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_HFCLKSTOP			Stop HFXO crystal oscillator
		Trigger	1	Trigger task

# 5.4.3.3 TASKS\_LFCLKSTART

Address offset: 0x008

Start LFCLK

Bit n	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_LFCLKSTART			Start LFCLK
		Trigger	1	Trigger task

# 5.4.3.4 TASKS\_LFCLKSTOP

Address offset: 0x00C

Stop LFCLK



Bit n	umber		313	0 29	28	27 2	26 2	25 2	4 2	3 2	2 2	1 20	) 19	18	17	16	15	14 1	.3 1	2 11	10	9	8	7	6	5 4	1 3	2	1 0
ID																													Α
Rese	et 0x00000000		0	0 0	0	0	0	0 (	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (	0	0	0 0
ID																													
Α	W TASKS_LFCLKSTOP								S	top	LF	CLK																	
		Trigger	1						T	rigg	er	tasl	<																

# 5.4.3.5 TASKS\_CAL

Address offset: 0x010 Start calibration of LFRC

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_CAL			Start calibration of LFRC
		Trigger	1	Trigger task

# 5.4.3.6 TASKS\_CTSTART

Address offset: 0x014 Start calibration timer

Bit n	number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_CTSTART			Start calibration timer
		Trigger	1	Trigger task

# 5.4.3.7 TASKS\_CTSTOP

Address offset: 0x018 Stop calibration timer

Bit n	umber		31 30 29 28 27	26 25 24	4 23 22	21 20	19 1	8 17	16 1	5 14	13	12 1	.1 10	9	8	7	6	5	4 3	2	1	0
ID																						Α
Rese	et 0x00000000		0 0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
ID																						
Α	W TASKS_CTSTOP				Stop	calibra	ation	time	r													
		Trigger	1		Trigge	er task																

# 5.4.3.8 EVENTS\_HFCLKSTARTED

Address offset: 0x100

HFXO crystal oscillator started



Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_F	HFCLKSTARTED		HFXO crystal oscillator started
	NotGenerated	0	Event not generated
	Generated	1	Event generated

# 5.4.3.9 EVENTS\_LFCLKSTARTED

Address offset: 0x104

LFCLK started

Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_LFCLKSTARTED		LFCLK started
NotGenerate	d 0	Event not generated
Generated	1	Event generated

# **5.4.3.10 EVENTS\_DONE**

Address offset: 0x10C

Calibration of LFRC completed

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_DONE			Calibration of LFRC completed
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 5.4.3.11 EVENTS\_CTTO

Address offset: 0x110

Calibration timer timeout

Bit number	31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_CTTO		Calibration timer timeout
NotGenerated	0	Event not generated
Generated	1	Event generated

# 5.4.3.12 EVENTS\_CTSTARTED

Address offset: 0x128

Calibration timer has been started and is ready to process new tasks



Bit n	umber		31 30 29	9 28 2	27 2	6 25	24	23 2	22 2	21 20	) 19	18	17	16 1	.5 1	4 13	3 12	11 :	10 9	8	7	6	5	4	3	2 1	L 0
ID																											Α
Rese	t 0x00000000		0 0 0	0	0 (	0 0	0	0	0	0 0	0	0	0	0 (	0 (	0	0	0	0 0	0	0	0	0	0	0	0 (	0
ID																											
Α	RW EVENTS_CTSTARTED							Cali	bra	tion	tim	er l	nas	bee	n st	arte	d a	nd is	rea	dy 1	to p	roc	ess				
								new	v ta	sks																	
		NotGenerated	0					Evei	nt r	not g	gene	erat	ed														
		Generated	1					Evei	nt g	gene	rate	d															

# 5.4.3.13 EVENTS\_CTSTOPPED

Address offset: 0x12C

Calibration timer has been stopped and is ready to process new tasks

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_CTSTOPPED			Calibration timer has been stopped and is ready to process
				new tasks
		NotGenerated	0	Event not generated
		Generated	1	Event generated


### **5.4.3.14 INTENSET**

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW HFCLKSTARTED			Write '1' to enable interrupt for event HFCLKSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW LFCLKSTARTED			Write '1' to enable interrupt for event LFCLKSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW DONE			Write '1' to enable interrupt for event DONE
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW CTTO			Write '1' to enable interrupt for event CTTO
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Ε	RW CTSTARTED			Write '1' to enable interrupt for event CTSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW CTSTOPPED			Write '1' to enable interrupt for event CTSTOPPED





### **5.4.3.15 INTENCLR**

Address offset: 0x308

Disable interrupt


Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				F E D C B A	
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Α	RW HFCLKSTARTED			Write '1' to disable interrupt for event HFCLKSTARTED	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
В	RW LFCLKSTARTED			Write '1' to disable interrupt for event LFCLKSTARTED	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
С	RW DONE		Write '1' to disable interrupt for event DONE		
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
D	RW CTTO			Write '1' to disable interrupt for event CTTO	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
Е	RW CTSTARTED			Write '1' to disable interrupt for event CTSTARTED	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
F	RW CTSTOPPED			Write '1' to disable interrupt for event CTSTOPPED	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	

### 5.4.3.16 HFCLKRUN

Address offset: 0x408

Status indicating that HFCLKSTART task has been triggered






### **5.4.3.17 HFCLKSTAT**

Address offset: 0x40C


**HFCLK** status



### 5.4.3.18 LFCLKRUN

Address offset: 0x414

Status indicating that LFCLKSTART task has been triggered



#### 5.4.3.19 LFCLKSTAT

Address offset: 0x418

LFCLK status



Rit r	numb	er		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID	Idilib	-		31302320272023	B A A
	-+ O(	0000000		0 0 0 0 0 0 0	
ID	Ac	ce Field	Value ID	Value	Description
Α	R	SRC			Source of LFCLK
			RC	0	32.768 kHz RC oscillator (LFRC)
			Xtal	1	32.768 kHz crystal oscillator (LFXO)
			Synth	2	32.768 kHz synthesized from HFCLK (LFSYNT)
В	R	STATE			LFCLK state
			NotRunning	0	LFCLK not running
			Running	1	LFCLK running

### 5.4.3.20 LFCLKSRCCOPY

Address offset: 0x41C

Copy of LFCLKSRC register, set when LFCLKSTART task was triggered

Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АА
Reset 0x00000000		0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			Description
A R SRC			Clock source
	RC	0	32.768 kHz RC oscillator (LFRC)
	Xtal	1	32.768 kHz crystal oscillator (LFXO)

### 5.4.3.21 LFCLKSRC

Address offset: 0x518

Clock source for the LFCLK

Bit r	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВАА
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW SRC			Clock source
		RC	0	32.768 kHz RC oscillator (LFRC)
		Xtal	1	32.768 kHz crystal oscillator (LFXO)
		Synth	2	32.768 kHz synthesized from HFCLK (LFSYNT)
В	RW BYPASS			Enable or disable bypass of LFCLK crystal oscillator with
				external clock source
		Disabled	0	Disable (use with Xtal or low-swing external source)
		Enabled	1	Enable (use with rail-to-rail external source)
С	RW EXTERNAL			Enable or disable external source for LFCLK
		Disabled	0	Disable external source (use with Xtal)
		Enabled	1	Enable use of external source instead of Xtal (SRC needs to
				be set to Xtal)


### 5.4.3.22 HFXODEBOUNCE

Address offset: 0x528

HFXO debounce time. The HFXO is started by triggering the TASKS\_HFCLKSTART task.



The EVENTS\_HFCLKSTARTED event is generated after the HFXO power up time + the HFXO debounce time has elapsed. It is not allowed to change the value of this register while the HFXO is starting.




### 5.4.3.23 LFXODEBOUNCE

Address offset: 0x52C

LFXO debounce time. The LFXO is started by triggering the TASKS\_LFCLKSTART task when the LFCLKSRC register is configured for Xtal.

The EVENTS\_LFCLKSTARTED event is generated after the LFXO debounce time has elapsed. It is not allowed to change the value of this register while the LFXO is starting.




### 5.4.3.24 CTIV ( Retained )

Address offset: 0x538

This register is a retained register

Calibration timer interval



# 5.4.3.25 TRACECONFIG

Address offset: 0x55C

Clocking options for the trace port debug interface

This register is a retained register. Reset behavior is the same as debug components.



Bit	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		
ID				B B A A		
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
ID				Description		
Α	RW TRACEPORTSPEED			Speed of trace port clock. Note that the TRACECLK pin will		
				output this clock divided by two.		
		32MHz	0	32 MHz trace port clock (TRACECLK = 16 MHz)		
		16MHz	1	16 MHz trace port clock (TRACECLK = 8 MHz)		
		8MHz	2	8 MHz trace port clock (TRACECLK = 4 MHz)		
		4MHz	3	4 MHz trace port clock (TRACECLK = 2 MHz)		
В	RW TRACEMUX			Pin multiplexing of trace signals. See pin assignment chapter		
				for more details.		
		GPIO	0	No trace signals routed to pins. All pins can be used as		
				regular GPIOs.		
		Serial	1	SWO trace signal routed to pin. Remaining pins can be used		
				as regular GPIOs.		
		Parallel	2	All trace signals (TRACECLK and TRACEDATA[n]) routed to		
				pins.		

# 5.4.4 Electrical specification

# 5.4.4.1 64 MHz internal oscillator (HFINT)

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>NOM_HFINT</sub>	Nominal output frequency		64		MHz
f <sub>TOL_HFINT</sub>	Frequency tolerance		±1.5	±8	%
f <sub>TOL_HFINT,EXT</sub>	Frequency tolerance, extended temperature range			±9	%

# 5.4.4.2 64 MHz crystal oscillator (HFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>NOM_HFXO</sub>	Nominal output frequency		64		MHz
f <sub>XTAL_HFXO</sub>	External crystal frequency		32		MHz
$f_{TOL\_HFXO}$	Frequency tolerance requirement for 2.4 GHz proprietary			±60	ppm
	radio applications				
$f_{TOL\_HFXO\_BLE}$	Frequency tolerance requirement, Bluetooth low energy			±40	ppm
	applications, packet length <= 200 bytes				
$f_{TOL\_HFXO\_BLE\_LP}$	Frequency tolerance requirement, Bluetooth low energy			±30	ppm
	applications, packet length > 200 bytes				
C <sub>L_HFXO</sub>	Load capacitance			12	pF
C <sub>0_HFXO</sub>	Shunt capacitance			7	pF
R <sub>S_HFXO_7PF</sub>	Equivalent series resistance 3 pF < CO <= 7 pF			60	Ω
R <sub>S_HFXO_3PF</sub>	Equivalent series resistance CO <= 3 pF			100	Ω
P <sub>D_HFXO</sub>	Drive level			100	μW
C <sub>PIN_HFXO</sub>	Input capacitance XC1 and XC2		3		pF
I <sub>STBY_X32M</sub>	Core standby current for various crystals				
I <sub>STBY_X32M_X0</sub>	Typical parameters for a given 2.5mm x 2.0mm crystal:		65		μΑ
	CL_HFXO = 8 pF, CO_HFXO = 1 pF, LM_HFXO = 7 mH,				
	$RS_HFXO = 20 \Omega$				



Symbol	Description	Min.	Тур.	Max.	Units
I <sub>STBY_X32M_X1</sub>	Typical parameters for a given 1.6mm x 1.2mm crystal:		110		μΑ
	CL_HFXO = 8 pF, C0_HFXO = 0.4 pF, LM_HFXO = 20 mH,				
	RS_HFXO = $40 \Omega$				
I <sub>START_X32M</sub>	Average startup current for various crystals, first 1 ms				
I <sub>START_X32M_X0</sub>	Typical parameters for a given 2.5mm x 2.0mm crystal:		360		μΑ
	CL_HFXO = 8 pF, CO_HFXO = 1 pF, LM_HFXO = 7 mH,				
	$RS_HFXO = 20 \Omega$				
I <sub>START_X32M_X1</sub>	Typical parameters for a given 1.6mm x 1.2mm crystal:		785		μΑ
	CL_HFXO = 8 pF, C0_HFXO = 0.4 pF, LM_HFXO = 20 mH,				
	RS_HFXO = $40 \Omega$				
t <sub>POWERUP_X32M</sub>	Power-up time for various crystals				
t <sub>POWERUP_X32M_X0</sub>	Typical parameters for a given 2.5mm x 2.0mm crystal:		60		μs
	CL_HFXO = 8 pF, CO_HFXO = 1 pF, LM_HFXO = 7 mH,				
	$RS_HFXO = 20 \Omega$				
t <sub>POWERUP_X32M_X1</sub>	Typical parameters for a given 1.6mm x 1.2mm crystal:		200		μs
	CL_HFXO = 8 pF, C0_HFXO = 0.4 pF, LM_HFXO = 20 mH,				
	RS_HFXO = $40 \Omega$				

# 5.4.4.3 Low frequency crystal oscillator (LFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>NOM_LFXO</sub>	Crystal frequency		32.768		kHz
f <sub>TOL_LFXO_BLE</sub>	Frequency tolerance requirement for BLE stack			±500	ppm
$f_{TOL\_LFXO\_ANT}$	Frequency tolerance requirement for ANT stack			±50	ppm
C <sub>L_LFXO</sub>	Load capacitance			12.5	pF
C <sub>0_LFXO</sub>	Shunt capacitance			2	pF
R <sub>S_LFXO</sub>	Equivalent series resistance			100	kΩ
P <sub>D_LFXO</sub>	Drive level			0.5	μW
$C_{pin}$	Input capacitance on XL1 and XL2 pads		4		pF
I <sub>LFXO</sub>	Run current for 32.768 kHz crystal oscillator		0.23		μΑ
t <sub>START_LFXO</sub>	Startup time for 32.768 kHz crystal oscillator		0.25		S
$t_{START\_LFXO\_EXT}$	Startup time for 32.768 kHz crystal oscillator when		0.5		S
	CLOCK.LFXODEBOUNCE configured for Extended debounce				
	time				

# 5.4.4.4 Low frequency RC oscillator (LFRC)

Symbol	Description	Min.	Тур.	Max.	Units
$f_{NOM\_LFRC}$	Nominal frequency		32.768		kHz
f <sub>TOL_LFRC</sub>	Frequency tolerance, uncalibrated			±5	%
$f_{TOL\_CAL\_LFRC}$	Frequency tolerance after calibration 11			±500	ppm
I <sub>LFRC</sub>	Run current		0.7		μΑ
t <sub>START_LFRC</sub>	Startup time		1000		μs

# 5.4.4.5 Synthesized low frequency clock (LFSYNT)



Constant temperature within ±0.5 °C, calibration performed at least every 8 seconds, averaging interval > 7.5 ms, defined as 3 sigma

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>NOM_LFSYNT</sub>	Nominal frequency		32.768		kHz



# 6 Peripherals

# 6.1 Peripheral interface

Peripherals are controlled by the CPU by writing to configuration registers and task registers. Peripheral events are indicated to the CPU by event registers and interrupts if they are configured for a given event.




Figure 24: Tasks, events, shortcuts, and interrupts

# 6.1.1 Peripheral ID

Every peripheral is assigned a fixed block of 0x1000 bytes of address space, which is equal to 1024 x 32 bit registers.

See Instantiation on page 21 for more information about which peripherals are available and where they are located in the address map.

There is a direct relationship between peripheral ID and base address. For example, a peripheral with base address 0x40000000 is assigned ID=0, a peripheral with base address 0x40001000 is assigned ID=1, and a peripheral with base address 0x4001F000 is assigned ID=31.

Peripherals may share the same ID, which may impose one or more of the following limitations:

- Some peripherals share some registers or other common resources.
- Operation is mutually exclusive. Only one of the peripherals can be used at a time.
- Switching from one peripheral to another must follow a specific pattern (disable the first, then enable the second peripheral).



### 6.1.2 Peripherals with shared ID

In general (with the exception of ID 0), peripherals sharing an ID and base address may not be used simultaneously. The user can only enable one peripheral at the time on this specific ID.

When switching between two peripherals sharing an ID, the user should do the following to prevent unwanted behavior:

- Disable the previously used peripheral.
- Remove any programmable peripheral interconnect (PPI) connections set up for the peripheral that is being disabled.
- Clear all bits in the INTEN register, i.e. INTENCLR = 0xFFFFFFFF.
- Explicitly configure the peripheral that you are about to enable and do not rely on configuration values that may be inherited from the peripheral that was disabled.
- · Enable the now configured peripheral.

See which peripherals are sharing ID in Instantiation on page 21.

### 6.1.3 Peripheral registers

Most peripherals feature an ENABLE register. Unless otherwise specified in the relevant chapter, the peripheral registers (in particular the PSEL registers) must be configured before enabling the peripheral.

The peripheral must be enabled before tasks and events can be used.

### 6.1.4 Bit set and clear

Registers with multiple single-bit bit fields may implement the set-and-clear pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register.

This pattern is implemented using three consecutive addresses in the register map, where the main register is followed by dedicated SET and CLR registers (in that exact order).

The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the main register. Writing  $\mathbb 1$  to a bit in SET or CLR register will set or clear the same bit in the main register respectively. Writing  $\mathbb 0$  to a bit in SET or CLR register has no effect. Reading the SET or CLR register returns the value of the main register.

Note: The main register may not be visible and hence not directly accessible in all cases.

### 6.1.5 Tasks

Tasks are used to trigger actions in a peripheral, for example to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes 1 to the task register, or when the peripheral itself or another peripheral toggles the corresponding task signal. See Tasks, events, shortcuts, and interrupts on page 95.

#### 6.1.6 Events

Events are used to notify peripherals and the CPU about events that have happened, for example a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, and the event register is updated to reflect that the event has been generated. See Tasks, events, shortcuts, and interrupts on page 95. An event register is only cleared when firmware writes 0 to it.



Events can be generated by the peripheral even when the event register is set to 1.

### 6.1.7 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, the associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a maximum of 32 shortcuts for each peripheral.

# 6.1.8 Interrupts

All peripherals support interrupts. Interrupts are generated by events.

A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID. For example, the peripheral with ID=4 is connected to interrupt number 4 in the nested vectored interrupt controller (NVIC).

Using the INTEN, INTENSET, and INTENCLR registers, every event generated by a peripheral can be configured to generate that peripheral's interrupt. Multiple events can be enabled to generate interrupts simultaneously. To resolve the correct interrupt source, the event registers in the event group of peripheral registers will indicate the source.

Some peripherals implement only INTENSET and INTENCLR registers, and the INTEN register is not available on those peripherals. See the individual peripheral chapters for details. In all cases, reading back the INTENSET or INTENCLR register returns the same information as in INTEN.

Each event implemented in the peripheral is associated with a specific bit position in the INTEN, INTENSET, and INTENCLR registers.

The relationship between tasks, events, shortcuts, and interrupts is shown in Tasks, events, shortcuts, and interrupts on page 95.

#### Interrupt clearing

Clearing an interrupt by writing 0 to an event register, or disabling an interrupt using the INTENCLR register, can take up to four CPU clock cycles to take effect. This means that an interrupt may reoccur immediately, even if a new event has not come, if the program exits an interrupt handler after the interrupt is cleared or disabled but before four clock cycles have passed.

**Note:** To avoid an interrupt reoccurring before a new event has come, the program should perform a read from one of the peripheral registers. For example, the event register that has been cleared, or the INTENCLR register that has been used to disable the interrupt. This will cause a one to three-cycle delay and ensure the interrupt is cleared before exiting the interrupt handler.

Care should be taken to ensure the compiler does not remove the read operation as an optimization. If the program can guarantee a four-cycle delay after an event is cleared or an interrupt is disabled, then a read of a register is not required.



# 6.2 AAR — Accelerated address resolver

Accelerated address resolver is a cryptographic support function for implementing the Resolvable Private Address Resolution Procedure described in the *Bluetooth Core specification* v4.0. Resolvable Private Address generation should be achieved using ECB and is not supported by AAR.

The procedure allows two devices that share a secret key to generate and resolve a hash based on their device address. The AAR block enables real-time address resolution on incoming packets when configured as described in this chapter. This allows real-time packet filtering (whitelisting) using a list of known shared keys (Identity Resolving Keys (IRK) in *Bluetooth*).

### 6.2.1 EasyDMA

The AAR implements EasyDMA for reading and writing to the RAM. The EasyDMA will have finished accessing the RAM when the END, RESOLVED, and NOTRESOLVED events are generated.

If the IRKPTR on page 103, ADDRPTR on page 103, and the SCRATCHPTR on page 103 is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

# 6.2.2 Resolving a resolvable address

As per Bluetooth specification, a private resolvable address is composed of six bytes.




Figure 25: Resolvable address

To resolve an address the register ADDRPTR on page 103 must point to the start of the packet. The resolver is started by triggering the START task. A RESOLVED event is generated when the AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. The AAR will use the IRK specified in the register IRKO to IRK15 starting from IRKO. The register NIRK on page 102 specifies how many IRKs should be used. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

The AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the *Bluetooth Core specification* v4.0 [Vol 3] chapter 10.8.2.3. The time it takes to resolve an address varies due to the location in the list of the resolvable address. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See the Electrical specifications for more information about resolution time.

The AAR only compares the received address to those programmed in the module without checking the address type.

The AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. The AAR will generate an END event after it has stopped.






Figure 26: Address resolution with packet preloaded into RAM

# 6.2.3 Use case example for chaining RADIO packet reception with address resolution using AAR

The AAR may be started as soon as the 6 bytes required by the AAR have been received by the RADIO and stored in RAM. The ADDRPTR pointer must point to the start of packet.




Figure 27: Address resolution with packet loaded into RAM by the RADIO

### 6.2.4 IRK data structure

The IRK data structure is located in RAM at the memory location specified by the IRKPTR register.

Property	Address offset	Description
IRKO	0	IRK number 0 (16 - byte)
IRK1	16	IRK number 1 (16 - byte)
IRK15	240	IRK number 15 (16 - byte)

Table 21: IRK data structure overview

# 6.2.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000F000	AAR	AAR	Accelerated address resolver	

Table 22: Instances

Register	Offset	Description
TASKS_START	0x000	Start resolving addresses based on IRKs specified in the IRK data structure
TASKS_STOP	0x008	Stop resolving addresses
EVENTS END	0×100	Address resolution procedure complete



Register	Offset	Description
EVENTS_RESOLVED	0x104	Address resolved
EVENTS_NOTRESOLVED	0x108	Address not resolved
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Resolution status
ENABLE	0x500	Enable AAR
NIRK	0x504	Number of IRKs
IRKPTR	0x508	Pointer to IRK data structure
ADDRPTR	0x510	Pointer to the resolvable address
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

Table 23: Register overview

# 6.2.5.1 TASKS\_START

Address offset: 0x000

Start resolving addresses based on IRKs specified in the IRK data structure

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_START			Start resolving addresses based on IRKs specified in the IRK
			data structure
	Trigger	1	Trigger task

# 6.2.5.2 TASKS\_STOP


Address offset: 0x008
Stop resolving addresses

Bit n	um	ber		31 30 29 28 27	26 2	5 24	23 2	2 2:	1 20 1	19 1	8 17	16	15	14 13	3 12	11	10 9	8	7	6	5	4	3	2	1 0
ID																									А
Rese	et O	×00000000		0 0 0 0 0	0 0	0 0	0	0	0	0 (	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0 0
ID																									
Α	٧	V TASKS_STOP					Stop	res	solvin	g ac	ddre	sses	5												
			Trigger	1			Trig	ger	task																

# 6.2.5.3 EVENTS\_END

Address offset: 0x100

Address resolution procedure complete






# 6.2.5.4 EVENTS\_RESOLVED


Address offset: 0x104

Address resolved



# 6.2.5.5 EVENTS\_NOTRESOLVED

Address offset: 0x108
Address not resolved



### **6.2.5.6 INTENSET**

Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW RESOLVED			Write '1' to enable interrupt for event RESOLVED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW NOTRESOLVED			Write '1' to enable interrupt for event NOTRESOLVED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

### **6.2.5.7 INTENCLR**

Address offset: 0x308

Disable interrupt



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW RESOLVED			Write '1' to disable interrupt for event RESOLVED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW NOTRESOLVED			Write '1' to disable interrupt for event NOTRESOLVED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.2.5.8 STATUS

Address offset: 0x400 Resolution status

A R STATUS	[015]	The IRK that was used last time an address was resolved
ID Acce Field		Description
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		АААА
Bit number	31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

### 6.2.5.9 ENABLE

Address offset: 0x500

**Enable AAR** 

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АА
Reset 0x00000000		0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			
A RW ENABLE			Enable or disable AAR
	Disabled	0	Disable
	Enabled	3	Enable

# 6.2.5.10 NIRK

Address offset: 0x504

Number of IRKs


			structure
Α	RW NIRK	[116]	Number of Identity root keys available in the IRK data
Res	et 0x0000001	0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID			A A A A
Bit r	number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



#### 6.2.5.11 IRKPTR

Address offset: 0x508


Pointer to IRK data structure



### 6.2.5.12 ADDRPTR

Address offset: 0x510


Pointer to the resolvable address



#### **6.2.5.13 SCRATCHPTR**

Address offset: 0x514

Pointer to data area used for temporary storage



# 6.2.6 Electrical specification

### 6.2.6.1 AAR Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>AAR</sub>	Address resolution time per IRK. Total time for several IRKs			6	μs
	is given as (1 $\mu$ s + n * t_AAR), where n is the number of IRKs.				
	(Given priority to the actual destination RAM block).				
t <sub>AAR,8</sub>	Time for address resolution of 8 IRKs. (Given priority to the			49	μs
	actual destination RAM block).				

# 6.3 ACL — Access control lists

The Access control lists (ACL) peripheral is designed to assign and enforce access permissions to different regions of the on-chip flash memory map.





Flash memory regions can be assigned individual ACL permission schemes. The following registers are involved:

- PERM register, where the permissions are configured.
- ADDR register, where the word-aligned start address for the flash page is defined.
- SIZE register, where the size of the region the permissions are applied to is determined.

**Important:** The size of the region in bytes is restricted to a multiple of the flash page size, and the maximum region size is limited to half the flash size. See Memory on page 18 for more information.




Figure 28: Protected regions of on-chip flash memory

There are four defined ACL permission schemes, with different combinations of read/write permissions:

Read	Write	Protection description
0	0	No protection. Entire region can be executed, read, written or erased.
0	1	Region can be executed and read, but not written or erased.
1	0	Region can be written and erased, but not executed or read.
1	1	Region is locked for all access until next reset.

Table 24: Permission schemes

**Important:** If a permission violation to a protected region is detected by the ACL peripheral, the request is blocked and a Bus Fault exception is triggered.



Access control to a configured region is enforced by the hardware two CPU clock cycles after the ADDR, SIZE, and PERM registers for an ACL instance have been successfully written. The protection is only enforced if a valid start address of the flash page boundary is written into the ADDR register, and the values of the SIZE and PERM registers are not zero.

The ADDR, SIZE, and PERM registers can only be written once. All ACL configuration registers are cleared on reset (by resetting the device from any reset source), which is also the only way of clearing the configuration registers. To ensure that the desired permission schemes are always enforced by the ACL peripheral, the device boot sequence must perform the necessary configuration.

Debugger read access to a read-protected region will be Read-As-Zero (RAZ), while debugger write access to a write-protected region will be Write-Ignored (WI).

# 6.3.1 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x4001E000	ACL	ACL	Access control lists		

Table 25: Instances

Register	Offset	Description	
ACL[0].ADDR	0x800	Configure the word-aligned start address of region 0 to protect	
ACL[0].SIZE	0x804	Size of region to protect counting from address ACL[0].ADDR. Write '0' as no effect.	
ACL[0].PERM	0x808	Access permissions for region 0 as defined by start address ACL[0].ADDR and size ACL[0].SIZE	
ACL[0].UNUSED0	0x80C		Reserved
ACL[1].ADDR	0x810	Configure the word-aligned start address of region 1 to protect	
ACL[1].SIZE	0x814	Size of region to protect counting from address ACL[1].ADDR. Write '0' as no effect.	
ACL[1].PERM	0x818	Access permissions for region 1 as defined by start address ACL[1].ADDR and size ACL[1].SIZE	
ACL[1].UNUSED0	0x81C		Reserved
ACL[2].ADDR	0x820	Configure the word-aligned start address of region 2 to protect	
ACL[2].SIZE	0x824	Size of region to protect counting from address ACL[2].ADDR. Write '0' as no effect.	
ACL[2].PERM	0x828	Access permissions for region 2 as defined by start address ACL[2].ADDR and size ACL[2].SIZE	
ACL[2].UNUSED0	0x82C		Reserved
ACL[3].ADDR	0x830	Configure the word-aligned start address of region 3 to protect	
ACL[3].SIZE	0x834	Size of region to protect counting from address ACL[3].ADDR. Write '0' as no effect.	
ACL[3].PERM	0x838	Access permissions for region 3 as defined by start address ACL[3].ADDR and size ACL[3].SIZE	
ACL[3].UNUSED0	0x83C		Reserved
ACL[4].ADDR	0x840	Configure the word-aligned start address of region 4 to protect	
ACL[4].SIZE	0x844	Size of region to protect counting from address ACL[4].ADDR. Write '0' as no effect.	
ACL[4].PERM	0x848	Access permissions for region 4 as defined by start address ACL[4].ADDR and size ACL[4].SIZE	
ACL[4].UNUSED0	0x84C		Reserved
ACL[5].ADDR	0x850	Configure the word-aligned start address of region 5 to protect	
ACL[5].SIZE	0x854	Size of region to protect counting from address ACL[5].ADDR. Write '0' as no effect.	
ACL[5].PERM	0x858	Access permissions for region 5 as defined by start address ACL[5].ADDR and size ACL[5].SIZE	
ACL[5].UNUSED0	0x85C		Reserved
ACL[6].ADDR	0x860	Configure the word-aligned start address of region 6 to protect	
ACL[6].SIZE	0x864	Size of region to protect counting from address ACL[6].ADDR. Write '0' as no effect.	
ACL[6].PERM	0x868	Access permissions for region 6 as defined by start address ACL[6].ADDR and size ACL[6].SIZE	
ACL[6].UNUSED0	0x86C		Reserved
ACL[7].ADDR	0x870	Configure the word-aligned start address of region 7 to protect	
ACL[7].SIZE	0x874	Size of region to protect counting from address ACL[7].ADDR. Write '0' as no effect.	
ACL[7].PERM	0x878	Access permissions for region 7 as defined by start address ACL[7].ADDR and size ACL[7].SIZE	



Register	Offset	Description	
ACL[7].UNUSED0	0x87C	R	Reserved


Table 26: Register overview

### 6.3.1.1 ACL[n].ADDR (n=0..7)

Address offset:  $0x800 + (n \times 0x10)$ 

Configure the word-aligned start address of region n to protect

This register can only be written once.




### 6.3.1.2 ACL[n].SIZE (n=0..7)

Address offset:  $0x804 + (n \times 0x10)$ 

Size of region to protect counting from address ACL[n].ADDR. Write '0' as no effect.

This register can only be written once.



### 6.3.1.3 ACL[n].PERM (n=0..7)

Address offset:  $0x808 + (n \times 0x10)$ 

Access permissions for region n as defined by start address ACL[n].ADDR and size ACL[n].SIZE

This register can only be written once.

Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВ
Res	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
В	RW1 WRITE			Configure write and erase permissions for region n. Write '0'
				has no effect.
		Enable	0	Allow write and erase instructions to region n
		Disable	1	Block write and erase instructions to region n
С	RW1 READ			Configure read permissions for region n. Write '0' has no
				effect.
		Enable	0	Allow read instructions to region n
		Disable	1	Block read instructions to region n



# 6.4 CCM — AES CCM mode encryption

Cipher block chaining - message authentication code (CCM) mode is an authenticated encryption algorithm designed to provide both authentication and confidentiality during data transfer. CCM combines counter mode encryption and CBC-MAC authentication. The CCM terminology "Message authentication code (MAC)" is called the "Message integrity check (MIC)" in *Bluetooth* terminology and also in this document.

The CCM block generates an encrypted keystream that is applied to input data using the XOR operation and generates the 4 byte MIC field in one operation. The CCM and radio can be configured to work synchronously. The CCM will encrypt in time for transmission and decrypt after receiving bytes into memory from the radio. All operations can complete within the packet RX or TX time. CCM on this device is implemented according to *Bluetooth* requirements and the algorithm as defined in IETF RFC3610, and depends on the AES-128 block cipher. A description of the CCM algorithm can also be found in NIST Special Publication 800-38C. The *Bluetooth* specification describes the configuration of counter mode blocks and encryption blocks to implement compliant encryption for BLE.

The CCM block uses EasyDMA to load key, counter mode blocks (including the nonce required), and to read/write plain text and cipher text.

The AES CCM supports three operations: key-stream generation, packet encryption, and packet decryption. All these operations are done in compliance with the *Bluetooth* specification. <sup>12</sup>




Figure 29: Key-stream generation followed by encryption or decryption. The shortcut is optional.

# 6.4.1 Key-steam generation

A new key-stream needs to be generated before a new packet encryption or packet decryption operation can be started.

A key-stream is generated by triggering the KSGEN task and an ENDKSGEN event will be generated when the key-stream has been generated.

Key-stream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by CNFPTR on page 117. It is necessary to configure this pointer and its underlying data structure, and the MODE on page 116 register before the KSGEN task is triggered.

The key-stream will be stored in the AES CCM's temporary memory area, specified by the SCRATCHPTR on page 117, where it will be used in subsequent encryption and decryption operations.

For default length packets (MODE.LENGTH = Default) the size of the generated key-stream is 27 bytes. When using extended length packets (MODE.LENGTH = Extended) the MAXPACKETSIZE on page 118 register specifies the length of the key-stream to be generated. The length of the generated key-stream must be greater or equal to the length of the subsequent packet payload to be encrypted or decrypted. The maximum length of the key-stream in extended mode is 251 bytes, which means that the maximum packet payload size is 251.

NORDIC\*

<sup>&</sup>lt;sup>12</sup> Bluetooth AES CCM 128 bit block encryption, see Bluetooth Core specification Version 4.0.

If a shortcut is used between ENDKSGEN event and CRYPT task, the INPTR on page 117 pointer and the OUTPTR on page 117 pointers must also be configured before the KSGEN task is triggered.

### 6.4.2 Encryption

During packet encryption, the AES CCM will read the unencrypted packet located in RAM at the address specified in the INPTR pointer, encrypt the packet and append a four byte long Message Integrity Check (MIC) field to the packet.

Encryption is started by triggering the CRYPT task with the MODE on page 116 register set to ENCRYPTION. An ENDCRYPT event will be generated when packet encryption is completed

The AES CCM will also modify the length field of the packet to adjust for the appended MIC field, that is, add four bytes to the length, and store the resulting packet back into RAM at the address specified in the OUTPTR on page 117 pointer, see Encryption on page 108.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM.

The CCM supports different widths of the LENGTH field in the data structure for encrypted packets. This is configured in the MODE on page 116 register.




Figure 30: Encryption

# 6.4.3 Decryption

During packet decryption, the AES CCM will read the encrypted packet located in RAM at the address specified in the INPTR pointer, decrypt the packet, authenticate the packet's MIC field and generate the appropriate MIC status.

Decryption is started by triggering the CRYPT task with the MODE on page 116 register set to DECRYPTION. An ENDCRYPT event will be generated when packet decryption is completed

The AES CCM will also modify the length field of the packet to adjust for the MIC field, that is, subtract four bytes from the length, and then store the decrypted packet into RAM at the address pointed to by the OUTPTR pointer, see Decryption on page 109.

The CCM is only able to decrypt packet payloads that are at least 5 bytes long, that is, 1 byte or more encrypted payload (EPL) and 4 bytes of MIC. The CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3 or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM, these packets will always pass the MIC check.

The CCM supports different widths of the LENGTH field in the data structure for decrypted packets. This is configured in the MODE on page 116 register.






Figure 31: Decryption

### 6.4.4 AES CCM and RADIO concurrent operation

The CCM module is able to encrypt/decrypt data synchronously to data being transmitted or received on the radio.

In order for the CCM module to run synchronously with the radio, the data rate setting in the MODE on page 116 register needs to match the radio data rate. The settings in this register apply whenever either the KSGEN or CRYPT tasks are triggered.

The data rate setting of the MODE on page 116 register can also be overridden on-the-fly during an ongoing encrypt/decrypt operation by the contents of the RATEOVERRIDE on page 118 register. The data rate setting in this register applies whenever the RATEOVERRIDE task is triggered. This feature can be useful in cases where the radio data rate is changed during an ongoing packet transaction.

### 6.4.5 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM is encrypting a packet on-the-fly at the same time as the radio is transmitting it, the radio must read the encrypted packet from the same memory location as the AES CCM is writing to.

The OUTPTR on page 117 pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the radio, see Configuration of on-the-fly encryption on page 109.




Figure 32: Configuration of on-the-fly encryption

In order to match the RADIO's timing, the KSGEN task must be triggered early enough to allow the key-stream generation to complete before the encryption of the packet shall start.

For short packets (MODE.LENGTH = Default) the KSGEN task must be triggered no later than when the START task in the RADIO is triggered. In addition the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in On-the-fly encryption of short packets (MODE.LENGTH = Default) using a PPI connection on page 110 using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM.

For long packets (MODE.LENGTH = Extended) the key-stream generation will need to be started even earlier, for example at the time when the TXEN task in the RADIO is triggered.

**Important:** Refer to Timing specification on page 119 for information about the time needed for generating a key-stream.






Figure 33: On-the-fly encryption of short packets (MODE.LENGTH = Default) using a PPI connection

### 6.4.6 Decrypting packets on-the-fly in radio receive mode

When the AES CCM is decrypting a packet on-the-fly at the same time as the RADIO is receiving it, the AES CCM must read the encrypted packet from the same memory location as the RADIO is writing to.

The INPTR on page 117 pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see Configuration of on-the-fly decryption on page 110.




Figure 34: Configuration of on-the-fly decryption

In order to match the RADIO's timing, the KSGEN task must be triggered early enough to allow the key-stream generation to complete before the decryption of the packet shall start.

For short packets (MODE.LENGTH = Default) the KSGEN task must be triggered no later than when the START task in the RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by the RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by the RADIO, the AES CCM will guarantee that the decryption is completed no later than when the END event in the RADIO is generated.

This use-case is illustrated in On-the-fly decryption of short packets (MODE.LENGTH = Default) using a PPI connection on page 111 using a PPI connection between the ADDRESS event in the RADIO and the CRYPT task in the AES CCM. The KSGEN task is triggered from the READY event in the RADIO through a PPI connection.

For long packets (MODE.LENGTH = Extended) the key-stream generation will need to be started even earlier, for example at the time when the RXEN task in the RADIO is triggered.

NORDIC

**Important:** Refer to Timing specification on page 119 for information about the time needed for generating a key-stream.




Figure 35: On-the-fly decryption of short packets (MODE.LENGTH = Default) using a PPI connection

### 6.4.7 CCM data structure

The CCM data structure is located in Data RAM at the memory location specified by the CNFPTR pointer register.

Property	Address offset	Description
KEY	0	16 byte AES key
PKTCTR	16	Octet0 (LSO) of packet counter
	17	Octet1 of packet counter
	18	Octet2 of packet counter
	19	Octet3 of packet counter
	20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most
		significant bit) Bit7: Ignored
	21	Ignored
	22	Ignored
	23	Ignored
	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV, Octet1 of IV, , Octet7 (MSO) of IV

Table 27: CCM data structure overview

The NONCE vector (as specified by the *Bluetooth* Core Specification) will be generated by hardware based on the information specified in the CCM data structure from CCM data structure overview on page 111.

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in unencrypted payload
RFU	2	Reserved Future Use
PAYLOAD	3	Unencrypted payload

Table 28: Data structure for unencrypted packet



Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in encrypted payload including length of MIC
		Important: LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved Future Use
PAYLOAD	3	Encrypted payload
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC
		Important: MIC is not added to empty packets

Table 29: Data structure for encrypted packet

## 6.4.8 EasyDMA and ERROR event

The CCM implements an EasyDMA mechanism for reading and writing to the RAM.

In cases where the CPU and other EasyDMA enabled peripherals are accessing the same RAM block at the same time, a high level of bus collisions may cause too slow operation for correct on the fly encryption. In this case the ERROR event will be generated.

The EasyDMA will have finished accessing the RAM when the ENDKSGEN and ENDCRYPT events are generated.

If the CNFPTR, SCRATCHPTR, INPTR and the OUTPTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

## 6.4.9 Registers

Base address	Peripheral	Instance	Description	Configuration		
0x4000F000	CCM	ССМ	AES counter with CBC-MAG	AES counter with CBC-MAC (CCM) mode		
			block encryption	block encryption		

Table 30: Instances

Register	Offset	Description	
TASKS_KSGEN	0x000	Start generation of key-stream. This operation will stop by itself when completed.	
TASKS_CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.	
TASKS_STOP	0x008	Stop encryption/decryption	
TASKS_RATEOVERRIDE	0x00C	Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register	
		for any ongoing encryption/decryption	
EVENTS_ENDKSGEN	0x100	Key-stream generation complete	
EVENTS_ENDCRYPT	0x104	Encrypt/decrypt complete	
EVENTS_ERROR	0x108	CCM error event	Deprecated
SHORTS	0x200	Shortcuts between local events and tasks	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
MICSTATUS	0x400	MIC check result	
ENABLE	0x500	Enable	
MODE	0x504	Operation mode	
CNFPTR	0x508	Pointer to data structure holding AES key and NONCE vector	
INPTR	0x50C	Input pointer	
OUTPTR	0x510	Output pointer	





Register	Offset	Description
SCRATCHPTR	0x514	Pointer to data area used for temporary storage
MAXPACKETSIZE	0x518	Length of key-stream generated when MODE.LENGTH = Extended.
RATEOVERRIDE	0x51C	Data rate override setting.

Table 31: Register overview

## 6.4.9.1 TASKS\_KSGEN

Address offset: 0x000


Start generation of key-stream. This operation will stop by itself when completed.

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A W TASKS_	KSGEN		Start generation of key-stream. This operation will stop by
			itself when completed.
	Trigger	1	Trigger task

### 6.4.9.2 TASKS CRYPT

Address offset: 0x004


Start encryption/decryption. This operation will stop by itself when completed.



### 6.4.9.3 TASKS STOP

Address offset: 0x008

Stop encryption/decryption



### 6.4.9.4 TASKS\_RATEOVERRIDE

Address offset: 0x00C

Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption



Bit nu	umber		31 30	29 28	8 27	26 2	25 24	4 2:	3 22	2 2 1	20	19	18 1	7 1	5 15	14	13	12 1	11 1	9	8	7	6	5	4 3	3 2	1	0
ID																												Α
Rese	t 0x00000000		0 0	0 0	0	0	0 0	0	0	0	0	0	0 (	0	0	0	0	0	0 0	0	0	0	0	0	0 (	0	0	0
ID																												
Α	W TASKS_RATEOVERRIDE							0	ver	ride	DA	TAF	ATE	set	ting	; in	МО	DE i	egis	ter	with	n th	ie					
								C	onte	ents	of	the	RAT	ΈΟ\	/ERI	RID	E re	gist	er fo	r ar	ıy o	ngc	ing					
								е	ncry	/pti	on/	dec	rypt	ion														
		Trigger	1					Ti	rigg	er t	ask																	

## 6.4.9.5 EVENTS\_ENDKSGEN

Address offset: 0x100

Key-stream generation complete

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_ENDKSGEN			Key-stream generation complete
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.4.9.6 EVENTS\_ENDCRYPT

Address offset: 0x104

Encrypt/decrypt complete

Bit number	31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_ENDCRYPT		Encrypt/decrypt complete
NotGenerate	ed 0	Event not generated
Generated	1	Event generated

## 6.4.9.7 EVENTS\_ERROR ( Deprecated )

Address offset: 0x108

CCM error event

Bit n	umber		313	30 2	9 28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13 :	12 1	11	0 9	8	7	6	5	4	3 2	2 1	0
ID																															Α
Rese	t 0x00000000		0	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	0	0
ID																															
Α	RW EVENTS_ERROR									CC	Μe	erro	r e	ver	nt														Dep	reca	ated
		NotGenerated	0							Eve	ent	not	ge	ne	rate	ed															
		Generated	1							Eve	ent	ger	nera	ate	d																

### 6.4.9.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW ENDKSGEN_CRYPT			Shortcut between event ENDKSGEN and task CRYPT
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut

## 6.4.9.9 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	4 3 2 1 0
ID					СВА
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
ID					
Α	RW ENDKSGEN			Write '1' to enable interrupt for event ENDKSGEN	
		Set	1	Enable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
В	RW ENDCRYPT			Write '1' to enable interrupt for event ENDCRYPT	
		Set	1	Enable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
С	RW ERROR			Write '1' to enable interrupt for event ERROR	Deprecated
		Set	1	Enable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	

## 6.4.9.10 INTENCLR

Address offset: 0x308

Disable interrupt


Bit r	number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Res	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
Α	RW ENDKSGEN			Write '1' to disable interrupt for event ENDKSGEN
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDCRYPT			Write '1' to disable interrupt for event ENDCRYPT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ERROR			Write '1' to disable interrupt for event ERROR Deprecated
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled



### 6.4.9.11 MICSTATUS

Address offset: 0x400

MIC check result



### 6.4.9.12 ENABLE

Address offset: 0x500

Enable

Bit numbe	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АА
Reset 0x0	0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acc				
A RW	ENABLE			Enable or disable CCM
		Disabled	0	Disable
		Enabled	2	Enable

### 6.4.9.13 MODE


Address offset: 0x504

Operation mode

Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			(	ВВА
Res	et 0x00000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW MODE			The mode of operation to be used. The settings in this
				register apply whenever either the KSGEN or CRYPT tasks
				are triggered.
		Encryption	0	AES CCM packet encryption mode
		Decryption	1	AES CCM packet decryption mode
В	RW DATARATE			Radio data rate that the CCM shall run synchronous with
		1Mbit	0	1 Mbps
		2Mbit	1	2 Mbps
		125Kbps	2	125 Kbps
		500Kbps	3	500 Kbps
С	RW LENGTH			Packet length configuration
		Default	0	Default length. Effective length of LENGTH field in
				encrypted/decrypted packet is 5 bits. A key-stream for
				packet payloads up to 27 bytes will be generated.







### 6.4.9.14 CNFPTR

Address offset: 0x508

Pointer to data structure holding AES key and NONCE vector

Bit n	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID		A A A A A A A A A A A A A A A A A A A	AAA
Rese	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID			
Α	RW CNFPTR	Pointer to the data structure holding the AES key and	
		the CCM NONCE vector (see Table 1 CCM data structure	
		overview)	

### 6.4.9.15 INPTR

Address offset: 0x50C

Input pointer

Bit n	ımber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Rese	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		Value Description
Α	RW INPTR	Input pointer

### 6.4.9.16 OUTPTR

Address offset: 0x510

Output pointer

ID Acce Field		
Reset 0x0000000	00	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

### **6.4.9.17 SCRATCHPTR**

Address offset: 0x514

Pointer to data area used for temporary storage



Bit nu	umber		3	1 30	29	28	3 27	7 26	5 25	5 24	4 23	3 22	21	20	19 :	18 1	17 1	6 1	l5 1	4 1	3 12	2 11	10	9	8	7	6	5	4	3 2	2 :	1 0
ID			Α	Α	Α	Α	ι A	. A	Α	Α	A	Α	Α	Α	Α	Α	Α /	۸ ،	A A	Δ Α	4 A	Α	Α	Α	Α	Α	Α	Α	Α	A A	Δ /	А А
Reset	0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	)	0 (	) (	0	0	0	0	0	0	0	0	0	0 (	) (	0 0
ID																																
Α	RW SCRATCHPTR										Pc	ointe	er to	оа	scra	atch	n da	ta	area	a us	sed 1	for	tem	про	rary	y st	ora	ge				
	during key-stream generation, MIC generation and																															
											er	ncry	ptio	n/o	dec	ryp	tion	١.														
											Th	ne so	rat	ch a	area	a is	use	d f	or t	em	por	ary	sto	rag	e of	f da	ita					
											dι	ırin	g ke	y-s	trea	m	gen	era	atio	n aı	nd e	ncr	ypt	ion								
											۱۸/	hon		וחר		NG	TL	- r	)ofa	ud+	2.0	nac	0.0	f // 2	hv	rtoc						
	When MODE.LENGTH = Default, a space of 43 bytes is required for this temporary storage. MODE.LENGTH																															
															10	+ IV	ΠΑΧ	PAI	UNE	131.	ZE) I	DYTE	25 0	oi St	ora	ıge	15					
											re	quir	ed.																			

### 6.4.9.18 MAXPACKETSIZE

Address offset: 0x518

Length of key-stream generated when MODE.LENGTH = Extended.

Bit r	umber	313	30 29	28	27 2	6 25	24	23	3 22	21	20 :	19 1	8 17	7 16	15	14	13 1	2 11	10	9 8	7	6	5	4	3	2 1	0
ID																					Α	Α	Α	Α	Α.	A A	4 A
Res	et 0x000000FB	0	0 0	0	0 0	0	0	0	0	0	0	0 (	0	0	0	0	0 (	0	0	0 0	1	1	1	1	1	0 1	l <b>1</b>
ID																											
Α	RW MAXPACKETSIZE	[0x0	001B	0x0	00FB	]		Le	engt	h of	f ke	y-stı	ean	n ge	ner	ate	d wł	nen l	MOD	E.LE	NG	ТН					
								=	Exte	end	ed.	This	val	ue n	nus	t be	gre	ater	or e	qual	to	the					
								su	ıbse	que	ent į	pack	et p	aylo	oad	to l	be e	ncry	ptec	/de	cryp	ted	l.				

### 6.4.9.19 RATEOVERRIDE

Address offset: 0x51C

Data rate override setting.

Override value to be used instead of the setting of MODE.DATARATE. This override value applies when the RATEOVERRIDE task is triggered.

Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW RATEOVERRIDE			Data rate override setting.
		1Mbit	0	1 Mbps
		2Mbit	1	2 Mbps
		125Kbps	2	125 Kbps
		500Kbps	3	500 Kbps



## 6.4.10 Electrical specification

### 6.4.10.1 Timing specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>kgen</sub>	Time needed for key-stream generation (given priority			50	μs
	access to destination RAM block).				

# 6.5 COMP — Comparator

The comparator (COMP) compares an input voltage (VIN+) against a second input voltage (VIN-). VIN+ can be derived from an analog input pin (AIN0-AIN7). VIN- can be derived from multiple sources depending on the operation mode of the comparator.

Main features of the comparator are:

- Input range from 0 V to VDD
- Single-ended mode
  - Fully flexible hysteresis using a 64-level reference ladder
- Differential mode
  - · Configurable hysteresis
- Reference inputs (VREF):
  - VDD
  - External reference from AINO to AIN7 (between 0 V and VDD)
  - Internal references 1.2 V, 1.8 V and 2.4 V
- Three speed/power consumption modes: low-power, normal and high-speed
- · Event generation on output changes
  - UP event on VIN- > VIN+
  - DOWN event on VIN- < VIN+
  - · CROSS event on VIN+ and VIN- crossing
  - · READY event on core and internal reference (if used) ready






Figure 36: Comparator overview

Once enabled (using the ENABLE register), the comparator is started by triggering the START task and stopped by triggering the STOP task. The comparator will generate a READY event to indicate when it is ready for use and the output is correct. The delay between START and READY is t<sub>INT\_REF,START</sub> if an internal reference is selected, or t <sub>COMP,START</sub> if an external reference is used. When the COMP module is started, events will be generated every time VIN+ crosses VIN-.

#### **Operation modes**

The comparator can be configured to operate in two main operation modes, differential mode and single-ended mode. See the MODE register for more information. In both operation modes, the comparator can operate in different speed and power consumption modes (low-power, normal and high-speed). High-speed mode will consume more power compared to low-power mode, and low-power mode will result in slower response time compared to high-speed mode.

Use the PSEL register to select any of the AINO-AIN7 pins as VIN+ input, regardless of the operation mode selected for the comparator. The source of VIN- depends on which operation mode is used:

- Differential mode: Derived directly from AINO to AIN7
- Single-ended mode: Derived from VREF. VREF can be derived from VDD, AINO-AIN7 or internal 1.2 V,
   1.8 V and 2.4 V references.

The selected analog pins will be acquired by the comparator once it is enabled.

An optional hysteresis on VIN+ and VIN- can be enabled when the module is used in differential mode through the HYST register. In single-ended mode, VUP and VDOWN thresholds can be set to implement a hysteresis using the reference ladder (see Comparator in single-ended mode on page 122). This hysteresis is in the order of magnitude of V<sub>DIFFHYST</sub>, and shall prevent noise on the signal to create unwanted events. See Hysteresis example where VIN+ starts below VUP on page 123 for illustration of the effect of an active hysteresis on a noisy input signal.

An upward crossing will generate an UP event and a downward crossing will generate a DOWN event. The CROSS event will be generated every time there is a crossing, independent of direction.

The immediate value of the comparator can be sampled to RESULT register by triggering the SAMPLE task.



### 6.5.1 Differential mode

In differential mode, the reference input VIN- is derived directly from one of the AINx pins.

Before enabling the comparator via the ENABLE register, the following registers must be configured for the differential mode:

- PSEL
- MODE
- EXTREFSEL




Figure 37: Comparator in differential mode

**Note:** Depending on the device, not all the analog inputs may be available for each MUX. See definitions for PSEL and EXTREFSEL for more information about which analog pins are available on a particular device.

When HYST register is turned on while in this mode, the output of the comparator (and associated events) will change from ABOVE to BELOW whenever VIN+ becomes lower than VIN- - ( $V_{DIFFHYST}$  / 2). It will also change from BELOW to ABOVE whenever VIN+ becomes higher than VIN- + ( $V_{DIFFHYST}$  / 2). This behavior is illustrated in Hysteresis enabled in differential mode on page 121.




Figure 38: Hysteresis enabled in differential mode

## 6.5.2 Single-ended mode

In single-ended mode, VIN- is derived from the reference ladder.



Before enabling the comparator via the ENABLE register, the following registers must be configured for the single-ended mode:

- PSEL
- MODE
- REFSEL
- EXTREFSEL
- TH

The reference ladder uses the reference voltage (VREF) to derive two new voltage references, VUP and VDOWN. VUP and VDOWN are configured using THUP and THDOWN respectively in the TH register. VREF can be derived from any of the available reference sources, configured using the EXTREFSEL and REFSEL registers as illustrated in Comparator in single-ended mode on page 122. When AREF is selected in the REFSEL register, the EXTREFSEL register is used to select one of the AINO-AIN7 analog input pins as reference input. The selected analog pins will be acquired by the comparator once it is enabled.




Figure 39: Comparator in single-ended mode

**Note:** Depending on the device, not all the analog inputs may be available for each MUX. See definitions for PSEL and EXTREFSEL for more information about which analog pins are available on a particular device.

When the comparator core detects that VIN+ > VIN-, i.e. ABOVE as per the RESULT register, VIN- will switch to VDOWN. When VIN+ falls below VIN- again, VIN- will be switched back to VUP. By specifying VUP larger than VDOWN, a hysteresis can be generated as illustrated in Hysteresis example where VIN+ starts below VUP on page 123 and Hysteresis example where VIN+ starts above VUP on page 123.

Writing to HYST has no effect in single-ended mode, and the content of this register is ignored.






Figure 40: Hysteresis example where VIN+ starts below VUP




Figure 41: Hysteresis example where VIN+ starts above VUP

# 6.5.3 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40013000	COMP	COMP	General purpose comparator		

Table 32: Instances

Register	Offset	Description
TASKS_START	0x000	Start comparator



Register	Offset	Description
TASKS_STOP	0x004	Stop comparator
TASKS_SAMPLE	0x008	Sample comparator value
EVENTS_READY	0x100	COMP is ready and output is valid
EVENTS_DOWN	0x104	Downward crossing
EVENTS_UP	0x108	Upward crossing
EVENTS_CROSS	0x10C	Downward or upward crossing
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESULT	0x400	Compare result
ENABLE	0x500	COMP enable
PSEL	0x504	Pin select
REFSEL	0x508	Reference source select for single-ended mode
EXTREFSEL	0x50C	External reference select
TH	0x530	Threshold configuration for hysteresis unit
MODE	0x534	Mode configuration
HYST	0x538	Comparator hysteresis enable

Table 33: Register overview

## 6.5.3.1 TASKS\_START

Address offset: 0x000 Start comparator

Bit n	umber		31 30 29 28 27	26 25 2	4 23 22	21 20	19 18 1	7 16 1	5 14	13 1	2 11	10 9	8	7	6 !	5 4	3	2	1 0
ID																			Α
Rese	et 0x00000000		0 0 0 0 0	0 0 0	0 0	0 0	0 0 0	0 (	0 0	0 (	0 0	0 0	0	0	0 (	0 0	0	0 (	0 0
ID																			
Α	W TASKS_START				Start o	compa	rator												
		Trigger	1		Trigge	r task													

## 6.5.3.2 TASKS\_STOP

Address offset: 0x004 Stop comparator

Bit n	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID				Description
Α	W TASKS_STOP			Stop comparator
		Trigger	1	Trigger task

## 6.5.3.3 TASKS\_SAMPLE

Address offset: 0x008

Sample comparator value



Bit no	umbe	r		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					Α
Rese	t 0x0	0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	W	TASKS_SAMPLE			Sample comparator value
			Trigger	1	Trigger task

## 6.5.3.4 EVENTS\_READY

Address offset: 0x100

COMP is ready and output is valid

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_READY			COMP is ready and output is valid
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.5.3.5 EVENTS\_DOWN

Address offset: 0x104

Downward crossing

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_DOWN			Downward crossing
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.5.3.6 EVENTS\_UP

Address offset: 0x108

Upward crossing

Bit n	umber		31	30	29	28 2	27 2	6 25	5 24	4 23	3 22	2 2 1	20	19	18 :	17 1	6 1	5 14	13	12	11	10 9	8 (	7	6	5	4	3	2	1 0
ID																														Α
Rese	et 0x00000000		0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 0
ID																														
Α	RW EVENTS_UP									U	pwa	ard	cro	ssin	g															
		NotGenerated	0							Ev	ent	t no	t ge	ene	rate	d														
		Generated	1							Ev	ent	t ge	ner	ate	d															

## 6.5.3.7 EVENTS\_CROSS

Address offset: 0x10C

Downward or upward crossing

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_CROSS			Downward or upward crossing
	NotGenerated	0	Event not generated
	Generated	1	Event generated

## 6.5.3.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			EDCBA
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW READY_SAMPL	E		Shortcut between event READY and task SAMPLE
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
B RW READY_STOP			Shortcut between event READY and task STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
C RW DOWN_STOP			Shortcut between event DOWN and task STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
D RW UP_STOP			Shortcut between event UP and task STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
E RW CROSS_STOP			Shortcut between event CROSS and task STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut

## 6.5.3.9 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW READY			Enable or disable interrupt for event READY
		Disabled	0	Disable
		Enabled	1	Enable
В	RW DOWN			Enable or disable interrupt for event DOWN
		Disabled	0	Disable
		Enabled	1	Enable
С	RW UP			Enable or disable interrupt for event UP
		Disabled	0	Disable
		Enabled	1	Enable
D	RW CROSS			Enable or disable interrupt for event CROSS
		Disabled	0	Disable





	Fnahled		Enable
ID Acce Field			
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			D C B
Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

## 6.5.3.10 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW READY			Write '1' to enable interrupt for event READY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW DOWN			Write '1' to enable interrupt for event DOWN
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW UP			Write '1' to enable interrupt for event UP
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW CROSS			Write '1' to enable interrupt for event CROSS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.5.3.11 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW READY			Write '1' to disable interrupt for event READY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW DOWN			Write '1' to disable interrupt for event DOWN
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW UP			Write '1' to disable interrupt for event UP
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled





Bit number	31 30 29 28 27 26 25 24 23 22 2	1 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		D C B A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		otion
D RW CROSS	Write '1	1' to disable interrupt for event CROSS
D RW CROSS Clear	Write '1 Disable	·
	1 Disable	·

## 6.5.3.12 RESULT

Address offset: 0x400

Compare result

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A R RESULT			Result of last compare. Decision point SAMPLE task.
	Below	0	Input voltage is below the threshold (VIN+ < VIN-)
	Above	1	Input voltage is above the threshold (VIN+ > VIN-)

## 6.5.3.13 ENABLE

Address offset: 0x500

COMP enable

Bit n	umber		31	30	29 :	28 2	7 2	26 2	5 2	24 2	23 :	22	21	20	19	18	17	16	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	Α	Α
Rese	et 0x00000000		0	0	0	0 (	0 (	0 (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW ENABLE									E	na	able	e or	di	sak	ole	СО	MI	)															
		Disabled	0							[	Dis	abl	e																					
		Enabled	2							E	na	able	е																					

## 6.5.3.14 PSEL

Address offset: 0x504

Pin select

Bit number		31 30 29 28 27	<sup>2</sup> 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			ААА
Reset 0x0000	0000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Fi			
A RW P	SEL		Analog pin select
	AnalogInput0	0	AINO selected as analog input
	AnalogInput1	1	AIN1 selected as analog input
	AnalogInput2	2	AIN2 selected as analog input
	AnalogInput3	3	AIN3 selected as analog input
	AnalogInput4	4	AIN4 selected as analog input
	AnalogInput5	5	AIN5 selected as analog input
	AnalogInput6	6	AIN6 selected as analog input
	AnalogInput6	6	AIN6 selected as analog input



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
ID A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

## 6.5.3.15 REFSEL

Address offset: 0x508

Reference source select for single-ended mode

Bit n	umber		31 30 29 28 27	26 25 24	4 23 22 21 2	20 19 1	8 17	16 1	5 14	13 :	12 1	1 10	9	8 7	7 6	5	4	3	2	1 0
ID																			Α	АА
Rese	et 0x00000004		0 0 0 0 0	0 0 0	0 0 0	0 0 0	0 0	0 0	0	0	0 0	0 0	0	0 (	0	0	0	0	1	0 0
ID																				
Α	RW REFSEL				Reference	select	:													
		Int1V2	0		VREF = in	ternal :	1.2 V	refe	renc	e (V	DD >	>= 1.7	7 V)							
		Int1V8	1		VREF = in	ternal :	1.8 V	refe	renc	e (V	DD >	>= VR	EF +	· 0.2	2 V)					
		Int2V4	2		VREF = in	ternal 2	2.4 V	refe	rend	e (V	DD >	>= VR	EF +	+ 0.2	2 V)					
		VDD	4		VREF = V	DD														
		ARef	5		VREF = AF	REF														

### 6.5.3.16 EXTREFSEL

Address offset: 0x50C

External reference select

Bit nu	ımber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ААА
Reset	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EXTREFSEL			External analog reference select
		AnalogReference0	0	Use AINO as external analog reference
		AnalogReference1	1	Use AIN1 as external analog reference
		AnalogReference2	2	Use AIN2 as external analog reference
		AnalogReference3	3	Use AIN3 as external analog reference
		AnalogReference4	4	Use AIN4 as external analog reference
		AnalogReference5	5	Use AIN5 as external analog reference
		AnalogReference6	6	Use AIN6 as external analog reference
		AnalogReference7	7	Use AIN7 as external analog reference

## 6.5.3.17 TH

Address offset: 0x530

Threshold configuration for hysteresis unit

Bit n	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			B B B B B B A A A A A
Rese	et 0x0000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW THDOWN	[63:0]	VDOWN = (THDOWN+1)/64*VREF
В	RW THUP	[63:0]	VUP = (THUP+1)/64*VREF





### 6.5.3.18 MODE

Address offset: 0x534


Mode configuration

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW SP			Speed and power modes
		Low	0	Low-power mode
		Normal	1	Normal mode
		High	2	High-speed mode
В	RW MAIN			Main operation modes
		SE	0	Single-ended mode
		Diff	1	Differential mode

### 6.5.3.19 HYST

Address offset: 0x538

Comparator hysteresis enable



# 6.5.4 Electrical specification

## 6.5.4.1 COMP Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>PROPDLY,LP</sub>	Propagation delay, low-power mode <sup>1</sup>		0.6		μs
t <sub>PROPDLY,N</sub>	Propagation delay, normal mode <sup>1</sup>		0.2		μs
t <sub>PROPDLY,HS</sub>	Propagation delay, high-speed mode <sup>1</sup>		0.1		μs
$V_{DIFFHYST}$	Optional hysteresis applied to differential input	10	30	90	mV
$V_{VDD-VREF}$	Required difference between VDD and a selected VREF, VDD	0.3			V
	> VREF				
t <sub>INT_REF,START</sub>	Startup time for the internal bandgap reference		50	80	μs
E <sub>INT_REF</sub>	Internal bandgap reference error	-3		3	%
V <sub>INPUTOFFSET</sub>	Input offset	-15		15	mV
t <sub>COMP,START</sub>	Startup time for the comparator core		3		μs



 $<sup>^{1}\,</sup>$  Propagation delay is with 10 mV overdrive.

## 6.6 ECB — AES electronic codebook mode encryption

The AES electronic codebook mode encryption (ECB) can be used for a range of cryptographic functions like hash generation, digital signatures, and keystream generation for data encryption/decryption. The ECB encryption block supports 128 bit AES encryption (encryption only, not decryption).

AES ECB operates with EasyDMA access to system Data RAM for in-place operations on cleartext and ciphertext during encryption. ECB uses the same AES core as the CCM and AAR blocks and is an asynchronous operation which may not complete if the AES core is busy.

#### **AES ECB features:**

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- Memory pointer support
- DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

### 6.6.1 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.

## 6.6.2 EasyDMA

The ECB implements an EasyDMA mechanism for reading and writing to the Data RAM. This DMA cannot access the program memory or any other parts of the memory area except RAM.

If the ECBDATAPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

The EasyDMA will have finished accessing the Data RAM when the ENDECB or ERRORECB is generated.

### 6.6.3 ECB data structure

Input to the block encrypt and output from the block encrypt are stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

Table 34: ECB data structure overview



## 6.6.4 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000E000	ECB	ECB	AES electronic code book (ECB) mode	
			block encryption	

Table 35: Instances

Register	Offset	Description
TASKS_STARTECB	0x000	Start ECB block encrypt
TASKS_STOPECB	0x004	Abort a possible executing ECB operation
EVENTS_ENDECB	0x100	ECB block encrypt complete
EVENTS_ERRORECB	0x104	ECB block encrypt aborted because of a STOPECB task or due to an error
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ECBDATAPTR	0x504	ECB block encrypt memory pointers

Table 36: Register overview

## 6.6.4.1 TASKS\_STARTECB

Address offset: 0x000 Start ECB block encrypt

If a crypto operation is already running in the AES core, the STARTECB task will not start a new encryption and an ERRORECB event will be triggered


Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STARTECB			Start ECB block encrypt
				If a crypto operation is already running in the AES core,
				the STARTECB task will not start a new encryption and an
				ERRORECB event will be triggered
		Trigger	1	Trigger task

### 6.6.4.2 TASKS\_STOPECB

Address offset: 0x004

Abort a possible executing ECB operation

If a running ECB operation is aborted by STOPECB, the ERRORECB event is triggered.






## 6.6.4.3 EVENTS\_ENDECB

Address offset: 0x100


ECB block encrypt complete



## 6.6.4.4 EVENTS\_ERRORECB

Address offset: 0x104

ECB block encrypt aborted because of a STOPECB task or due to an error



#### **6.6.4.5 INTENSET**

Address offset: 0x304

Enable interrupt

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ВА
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ENDECB			Write '1' to enable interrupt for event ENDECB
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ERRORECB			Write '1' to enable interrupt for event ERRORECB
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

### **6.6.4.6 INTENCLR**

Address offset: 0x308

Disable interrupt



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ENDECB			Write '1' to disable interrupt for event ENDECB
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ERRORECB			Write '1' to disable interrupt for event ERRORECB
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

#### 6.6.4.7 ECBDATAPTR

Address offset: 0x504

ECB block encrypt memory pointers

Bit n	umber		2 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID Rese	t 0x0000000		
ID	Acce Field	Value	Description
Α	RW ECBDATAPTR		Pointer to the ECB data structure (see Table 1 ECB data

structure overview)

## 6.6.5 Electrical specification

### 6.6.5.1 ECB Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>ECB</sub>	Run time per 16 byte block in all modes			7.2	μs

# 6.7 EGU — Event generator unit

Event generator unit (EGU) provides support for interlayer signaling. This means providing support for atomic triggering of both CPU execution and hardware tasks, from both firmware (by CPU) and hardware (by PPI). This feature can, for instance, be used for triggering CPU execution at a lower priority execution from a higher priority execution, or to handle a peripheral's interrupt service routine (ISR) execution at a lower priority for some of its events. However, triggering any priority from any priority is possible.

Listed here are the main EGU features:

- · Software-enabled interrupt triggering
- Separate interrupt vectors for every EGU instance
- Up to 16 separate event flags per interrupt for multiplexing

Each instance of EGU implements a set of tasks which can individually be triggered to generate the corresponding event, for example, the corresponding event for TASKS\_TRIGGER[n] is EVENTS\_TRIGGERED[n]. See Instances on page 135 for a list of EGU instances.



# 6.7.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40014000	EGU	EGU0	Event generator unit 0	
0x40015000	EGU	EGU1	Event generator unit 1	
0x40016000	EGU	EGU2	Event generator unit 2	
0x40017000	EGU	EGU3	Event generator unit 3	
0x40018000	EGU	EGU4	Event generator unit 4	
0x40019000	EGU	EGU5	Event generator unit 5	

Table 37: Instances

Register	Offset	Description
TASKS_TRIGGER[0]	0x000	Trigger 0 for triggering the corresponding TRIGGERED[0] event
TASKS_TRIGGER[1]	0x004	Trigger 1 for triggering the corresponding TRIGGERED[1] event
TASKS_TRIGGER[2]	0x008	Trigger 2 for triggering the corresponding TRIGGERED[2] event
TASKS_TRIGGER[3]	0x00C	Trigger 3 for triggering the corresponding TRIGGERED[3] event
TASKS_TRIGGER[4]	0x010	Trigger 4 for triggering the corresponding TRIGGERED[4] event
TASKS_TRIGGER[5]	0x014	Trigger 5 for triggering the corresponding TRIGGERED[5] event
TASKS_TRIGGER[6]	0x018	Trigger 6 for triggering the corresponding TRIGGERED[6] event
TASKS_TRIGGER[7]	0x01C	Trigger 7 for triggering the corresponding TRIGGERED[7] event
TASKS_TRIGGER[8]	0x020	Trigger 8 for triggering the corresponding TRIGGERED[8] event
TASKS_TRIGGER[9]	0x024	Trigger 9 for triggering the corresponding TRIGGERED[9] event
TASKS_TRIGGER[10]	0x028	Trigger 10 for triggering the corresponding TRIGGERED[10] event
TASKS_TRIGGER[11]	0x02C	Trigger 11 for triggering the corresponding TRIGGERED[11] event
TASKS_TRIGGER[12]	0x030	Trigger 12 for triggering the corresponding TRIGGERED[12] event
TASKS_TRIGGER[13]	0x034	Trigger 13 for triggering the corresponding TRIGGERED[13] event
TASKS_TRIGGER[14]	0x038	Trigger 14 for triggering the corresponding TRIGGERED[14] event
TASKS_TRIGGER[15]	0x03C	Trigger 15 for triggering the corresponding TRIGGERED[15] event
EVENTS_TRIGGERED[0]	0x100	Event number 0 generated by triggering the corresponding TRIGGER[0] task
EVENTS_TRIGGERED[1]	0x104	Event number 1 generated by triggering the corresponding TRIGGER[1] task
EVENTS_TRIGGERED[2]	0x108	Event number 2 generated by triggering the corresponding TRIGGER[2] task
EVENTS_TRIGGERED[3]	0x10C	Event number 3 generated by triggering the corresponding TRIGGER[3] task
EVENTS_TRIGGERED[4]	0x110	Event number 4 generated by triggering the corresponding TRIGGER[4] task
EVENTS_TRIGGERED[5]	0x114	Event number 5 generated by triggering the corresponding TRIGGER[5] task
EVENTS_TRIGGERED[6]	0x118	Event number 6 generated by triggering the corresponding TRIGGER[6] task
EVENTS_TRIGGERED[7]	0x11C	Event number 7 generated by triggering the corresponding TRIGGER[7] task
EVENTS_TRIGGERED[8]	0x120	Event number 8 generated by triggering the corresponding TRIGGER[8] task
EVENTS_TRIGGERED[9]	0x124	Event number 9 generated by triggering the corresponding TRIGGER[9] task
EVENTS_TRIGGERED[10]	0x128	Event number 10 generated by triggering the corresponding TRIGGER[10] task
EVENTS_TRIGGERED[11]	0x12C	Event number 11 generated by triggering the corresponding TRIGGER[11] task
EVENTS_TRIGGERED[12]	0x130	Event number 12 generated by triggering the corresponding TRIGGER[12] task
EVENTS_TRIGGERED[13]	0x134	Event number 13 generated by triggering the corresponding TRIGGER[13] task
EVENTS_TRIGGERED[14]	0x138	Event number 14 generated by triggering the corresponding TRIGGER[14] task
EVENTS_TRIGGERED[15]	0x13C	Event number 15 generated by triggering the corresponding TRIGGER[15] task
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt


Table 38: Register overview

# 6.7.1.1 TASKS\_TRIGGER[n] (n=0..15)

Address offset:  $0x000 + (n \times 0x4)$ 



#### Trigger n for triggering the corresponding TRIGGERED[n] event



## 6.7.1.2 EVENTS\_TRIGGERED[n] (n=0..15)

Address offset:  $0x100 + (n \times 0x4)$ 

Event number n generated by triggering the corresponding TRIGGER[n] task

Bit n	umber		31 30	29 28	3 27 :	26 2	25 24	1 23	3 22	21	20	19 1	18 1	7 16	5 15	14	13	12 1	.1 10	9	8	7	6 5	5 4	3	2	1 0
ID																											Α
Rese	t 0x00000000		0 0	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0 (	0	0	0	0 0
ID																											
Α	RW EVENTS_TRIGGERED							Ev	/ent	nu	mb	er n	ger	era	ted	by	trig	geri	ng t	ne c	orre	espo	ond	ing			
								TR	RIGO	GER	[n]	tasl	<														
		NotGenerated	0					Ev	/ent	no	t ge	ner	ated	ł													
		Generated	1					Ev	/ent	ge	ner	ated	t														

### 6.7.1.3 INTEN

Address offset: 0x300


Enable or disable interrupt

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		P O N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A-P RW TRIGGERED[i] (i=015)		Enable or disable interrupt for event TRIGGERED[i]
Disabled	0	Disable
Enabled	1	Enable

#### **6.7.1.4 INTENSET**

Address offset: 0x304

Enable interrupt






#### **6.7.1.5 INTENCLR**

Address offset: 0x308

Disable interrupt



## 6.7.2 Electrical specification

### 6.7.2.1 EGU Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
$t_{\text{EGU,EVT}}$	Latency between setting an EGU event flag and the system		1		cycles
	setting an interrupt				

# 6.8 GPIO — General purpose input/output

The general purpose input/output pins (GPIOs) are grouped as one or more ports, with each port having up to 32 GPIOs.

The number of ports and GPIOs per port might vary with product variant and package. Refer to Registers on page 140 and Pin assignments on page 556 for more information about the number of GPIOs that are supported.

GPIO has the following user-configurable features:

- Up to 32 GPIO pins per GPIO port
- Configurable output drive strength
- Internal pull-up and pull-down resistors
- Wake-up from high or low level triggers on all pins
- Trigger interrupt on state changes on any pin
- All pins can be used by the PPI task/event system
- One or more GPIO outputs can be controlled through the PPI and GPIOTE channels
- Any pin can be mapped to a peripheral for layout flexibility
- GPIO state changes captured on the SENSE signal can be stored by the LATCH register

The GPIO port peripheral implements up to 32 pins, PIN0 through PIN31. Each of these pins can be individually configured in the PIN\_CNF[n] registers (n=0..31).

The following parameters can be configured through these registers:

- Direction
- Drive strength
- Enabling of pull-up and pull-down resistors
- Pin sensing
- Input buffer disconnect



#### · Analog input (for selected pins)

The PIN\_CNF registers are retained registers. See POWER — Power supply on page 57 chapter for more information about retained registers.

### 6.8.1 Pin configuration

Pins can be individually configured through the SENSE field in the PIN\_CNF[n] register to detect either a high or low level input.

When the correct level is detected on a configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal. Default behavior, defined by the DETECTMODE register, combines all DETECT signals from the pins in the GPIO port into one common DETECT signal and routes it through the system to be utilized by other peripherals. This mechanism is functional in both System ON and System OFF mode. See GPIO port and the GPIO pin details on page 138.

The following figure illustrates the GPIO port containing 32 individual pins, where PINO is shown in more detail for reference. All signals on the left side of the illustration are used by other peripherals in the system and therefore not directly available to the CPU.




Figure 42: GPIO port and the GPIO pin details

Pins should be in a level that cannot trigger the sense mechanism before being enabled. If the SENSE condition configured in the PIN\_CNF registers is met when the sense mechanism is enabled, the DETECT signal will immediately go high. A PORT event is triggered if the DETECT signal was low before enabling the sense mechanism. See GPIOTE — GPIO tasks and events on page 145.

See the following peripherals for more information about how the DETECT signal is used:

- POWER Power supply on page 57 uses the DETECT signal to exit from System OFF mode.
- GPIOTE GPIO tasks and events on page 145 uses the DETECT signal to generate the PORT event.

When a pin's PINx.DETECT signal goes high, a flag is set in the LATCH register. For example, when the PINO.DETECT signal goes high, bit 0 in the LATCH register is set to '1'. If the CPU performs a clear operation on a bit in the LATCH register when the associated PINx.DETECT signal is high, the bit in the LATCH register will not be cleared. The LATCH register will only be cleared if the CPU explicitly clears it by writing a '1' to the bit that shall be cleared, i.e. the LATCH register will not be affected by a PINx.DETECT signal being set low.

The LDETECT signal will be set high when one or more bits in the LATCH register are '1'. The LDETECT signal will be set low when all bits in the LATCH register are successfully cleared to '0'.

If one or more bits in the LATCH register are '1' after the CPU has performed a clear operation on the LATCH register, a rising edge will be generated on the LDETECT signal. This is illustrated in DETECT signal behavior on page 139.



**Note:** The CPU can read the LATCH register at any time to check if a SENSE condition has been met on one or more of the the GPIO pins, even if that condition is no longer met at the time the CPU queries the LATCH register. This mechanism will work even if the LDETECT signal is not used as the DETECT signal.

The LDETECT signal is by default not connected to the GPIO port's DETECT signal, but via the DETECTMODE register. It is possible to change from default behavior to the DETECT signal that is derived directly from the LDETECT signal. See GPIO port and the GPIO pin details on page 138. The following figure illustrates the DETECT signal behavior for these two alternatives.




Figure 43: DETECT signal behavior

The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see GPIO port and the GPIO pin details on page 138. Input buffers must be connected to get a valid input value in the IN register, and for the sense mechanism to get access to the pin.

Other peripherals in the system can connect to GPIO pins and override their output value and configuration, or read their analog or digital input value. See GPIO port and the GPIO pin details on page 138.

Selected pins also support analog input signals, see ANAIN in GPIO port and the GPIO pin details on page 138. The assignment of the analog pins can be found in Pin assignments on page 556.

**Note:** When a pin is configured as digital input, increased current consumption occurs when the input voltage is between  $V_{IL}$  and  $V_{IH}$ . It is good practice to ensure that the external circuitry does not drive that pin to levels between  $V_{IL}$  and  $V_{IH}$  for a long period of time.



# 6.8.2 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x50000000	GPIO	GPIO	General purpose input and output		Deprecated
0x50000000	GPIO	PO	General purpose input and output, port 0	P0.00 to P0.31 implemented	
0x50000300	GPIO	P1	General purpose input and output, port	P1.00 to P1.09 implemented	
			1		

Table 39: Instances

Register	Offset	Description
OUT	0x504	Write GPIO port
OUTSET	0x508	Set individual bits in GPIO port
OUTCLR	0x50C	Clear individual bits in GPIO port
IN	0x510	Read GPIO port
DIR	0x514	Direction of GPIO pins
DIRSET	0x518	DIR set register
DIRCLR	0x51C	DIR clear register
LATCH	0x520	Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE
		registers
DETECTMODE	0x524	Select between default DETECT signal behaviour and LDETECT mode
PIN_CNF[0]	0x700	Configuration of GPIO pins
PIN_CNF[1]	0x704	Configuration of GPIO pins
PIN_CNF[2]	0x708	Configuration of GPIO pins
PIN_CNF[3]	0x70C	Configuration of GPIO pins
PIN_CNF[4]	0x710	Configuration of GPIO pins
PIN_CNF[5]	0x714	Configuration of GPIO pins
PIN_CNF[6]	0x718	Configuration of GPIO pins
PIN_CNF[7]	0x71C	Configuration of GPIO pins
PIN_CNF[8]	0x720	Configuration of GPIO pins
PIN_CNF[9]	0x724	Configuration of GPIO pins
PIN_CNF[10]	0x728	Configuration of GPIO pins
PIN_CNF[11]	0x72C	Configuration of GPIO pins
PIN_CNF[12]	0x730	Configuration of GPIO pins
PIN_CNF[13]	0x734	Configuration of GPIO pins
PIN_CNF[14]	0x738	Configuration of GPIO pins
PIN_CNF[15]	0x73C	Configuration of GPIO pins
PIN_CNF[16]	0x740	Configuration of GPIO pins
PIN_CNF[17]	0x744	Configuration of GPIO pins
PIN_CNF[18]	0x748	Configuration of GPIO pins
PIN_CNF[19]	0x74C	Configuration of GPIO pins
PIN_CNF[20]	0x750	Configuration of GPIO pins
PIN_CNF[21]	0x754	Configuration of GPIO pins
PIN_CNF[22]	0x758	Configuration of GPIO pins
PIN_CNF[23]	0x75C	Configuration of GPIO pins
PIN_CNF[24]	0x760	Configuration of GPIO pins
PIN_CNF[25]	0x764	Configuration of GPIO pins
PIN_CNF[26]	0x768	Configuration of GPIO pins
PIN_CNF[27]	0x76C	Configuration of GPIO pins
PIN_CNF[28]	0x770	Configuration of GPIO pins
PIN_CNF[29]	0x774	Configuration of GPIO pins
PIN_CNF[30]	0x778	Configuration of GPIO pins



Register	Offset	Description
PIN_CNF[31]	0x77C	Configuration of GPIO pins

Table 40: Register overview

### 6.8.2.1 OUT

Address offset: 0x504

Write GPIO port

Bit no	umber		31	30	29	28	27	26	25	24	23	22	21	20	19 :	L8 1	.7 1	6 1!	5 14	13	12	11 :	10 9	9 8	3 7	6	5	4	3	2	1 0
ID			f	е	d	С	b	а	Z	Υ	Х	W	٧	U	Т	S	R C	) P	0	N	М	L	Κ.	JI	Н	l G	F	Ε	D	С	ВА
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 0
ID																															
A-f	RW PIN[i] (i=031)										Pin	i																			
		Low	0								Pin	dr	ive	ris	low																
		High	1								Pin	dr	ive	ris	higl	า															

### 6.8.2.2 OUTSET

Address offset: 0x508

Set individual bits in GPIO port

Read: reads value of OUT register.

Bit n	umber		31	. 30 2	29 :	28	27	26	25	24	23 2	22 2	21 20	19	18	17	16	15	14	13 :	2 1	1 10	9	8	7	6	5	4	3	2 :	1 0
ID			f	е	d	С	b	а	Z	Υ	X '	W	V U	Т	S	R	Q	Р	0	N I	M I	_ K	J	1	Н	G	F	Ε	D	C 1	3 A
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 (	0 0
ID											Des																				
A-f	RW PIN[i] (i=031)										Pin	i																			
		Low	0								Rea	ıd: ı	oin c	lrive	er is	lov	٧														
		High	1								Rea	ıd: ı	oin c	lrive	er is	hig	gh														
		Set	1								Wri	te:	writ	ing	a '1	' se	ts t	he	pin	hig	h; v	/ritii	ng a	'0'	ha	s no	)				
											effe	ect																			

### 6.8.2.3 OUTCLR

Address offset: 0x50C

Clear individual bits in GPIO port

Read: reads value of OUT register.

Bit n	umber		31 30 29 28 27 26 25 24 2	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcba Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
A-f	RW PIN[i] (i=031)		ı	Pin i
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: writing a '1' sets the pin low; writing a '0' has no
			•	effect



### 6.8.2.4 IN

Address offset: 0x510

Read GPIO port

Bit number	31 30 29 28 27 26 25 24 23 22	2 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID	fedcbaZYXW	V V U T S R Q P O N M L K J I H G F E D C B	Α
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID Acce Field Value ID			
A-f R PIN[i] (i=031)	Pin i		
Low	0 Pin in	nput is low	
High	1 Pin in	nput is high	

### 6.8.2.5 DIR

Address offset: 0x514 Direction of GPIO pins

Bit number		31 30 29 28	8 27 26	25 2	4 23 :	22 21	. 20 19	9 18	17 1	6 15	14	13 12	11 1	.0 9	8	7	6	5	4	3 2	1	0
ID		f e d c	c b a	Z Y	′ X	W V	U T	S	R (	Q P	0	N M	L	< J	-1	Н	G	F	Ε	D C	В	Α
Reset 0x00000000		0 0 0 0	0 0	0 0	0	0 0	0 0	0	0 (	0 0	0	0 0	0	0	0	0	0	0	0	0 0	0	0
ID Acce Field																						
A-f RW PIN[i] (i=031)					Pin	i																
	Input	0			Pin	set a	s inpu	ut														
	Output	1			Pin	set a	s out	put														

### 6.8.2.6 DIRSET

Address offset: 0x518

DIR set register

Read: reads value of DIR register.

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
A-f	RW PIN[i] (i=031)		Set as output pin i
		Input	0 Read: pin set as input
		Output	1 Read: pin set as output
		Set	1 Write: writing a '1' sets pin to output; writing a '0' has no
			effect

### 6.8.2.7 DIRCLR

Address offset: 0x51C DIR clear register

Read: reads value of DIR register.



Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
A-f	RW PIN[i] (i=031)		Set as input pin i
		Input	0 Read: pin set as input
		Output	1 Read: pin set as output
		Clear	1 Write: writing a '1' sets pin to input; writing a '0' has no
			effect

### 6.8.2.8 LATCH

Address offset: 0x520

Latch register indicating what GPIO pins that have met the criteria set in the PIN\_CNF[n].SENSE registers

Bit n	umber		313	30 2	9 2	8 27	7 26	5 25	5 2	4 2	3 2	2 2	21 2	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID			f	e d	d d	b	а	Z	Y	' <b>&gt;</b>	< V	۷	V	U	Т	S	R	Q	Р	0	N	M	L	K	J	1	Н	G	F	Ε	D	С	ВА
Rese	t 0x00000000		0	0 (	0 0	0	0	0	) C	) C	) (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																	
A-f	RW PIN[i] (i=031)									S	tat	us	on	wł	etl	her	PII	Ni l	nas	m	et d	rit	eria	se	t in								
										Р	IN_	_CN	NFi.	.SE	NSI	E re	gis	ter	. W	/rit	e '1	L' to	cl	ear.									
		NotLatched	0							С	rite	eria	a ha	as ı	not	be	en	me	et														
											rite																						

### 6.8.2.9 DETECTMODE

Address offset: 0x524

Select between default DETECT signal behaviour and LDETECT mode

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
ID				A			
Rese	Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
ID							
Α	RW DETECTMODE			Select between default DETECT signal behaviour and			
				LDETECT mode			
		Default	0	DETECT directly connected to PIN DETECT signals			
		LDETECT	1	Use the latched LDETECT behaviour			

## 6.8.2.10 PIN\_CNF[n] (n=0..31)

Address offset:  $0x700 + (n \times 0x4)$ 

Configuration of GPIO pins

Bit r	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	1 0	
ID				E E DDD CCE	3 A	
Rese	et 0x00000002		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	L O	
Α	RW DIR			Pin direction. Same physical register as DIR register		
		Input	0	Configure pin as an input pin		
		Output	1	Configure pin as an output pin		
В	RW INPUT			Connect or disconnect input buffer		
		Connect	0	Connect input buffer		



Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 C		
ID ID		313023202720232	E E DDD CCBA		
Reset 0x00000002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
D Acce Field		Value	Description		
	Disconnect	1	Disconnect input buffer		
C RW PULL			Pull configuration		
	Disabled	0	No pull		
	Pulldown	1	Pull down on pin		
	Pullup	3	Pull up on pin		
D RW DRIVE			Drive configuration		
	S0S1	0	Standard '0', standard '1'		
	HOS1	1	High drive '0', standard '1'		
	S0H1	2	Standard '0', high drive '1'		
	H0H1	3	High drive '0', high 'drive '1"		
	DOS1	4	Disconnect '0' standard '1' (normally used for wired-or		
			connections)		
	D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or		
			connections)		
	SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and		
			connections)		
	H0D1	7	High drive '0', disconnect '1' (normally used for wired-and		
	connections)		connections)		
E RW SENSE			Pin sensing mechanism		
	Disabled	0	Disabled		
	High	2	Sense for high level		
	Low	3	Sense for low level		

# 6.8.3 Electrical specification

# 6.8.3.1 GPIO Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input high voltage	0.7 x		VDD	V
		VDD			
$V_{IL}$	Input low voltage	VSS		0.3 x	V
				VDD	
$V_{\text{OH,SD}}$	Output high voltage, standard drive, 0.5 mA, VDD $\geq$ 1.7	VDD -	0.4	VDD	V
V <sub>OH,HDH</sub>	Output high voltage, high drive, 5 mA, VDD $\geq$ 2.7 V	VDD -	0.4	VDD	V
$V_{OH,HDL}$	Output high voltage, high drive, 3 mA, VDD $\geq$ 1.7 V	VDD -	0.4	VDD	V
$V_{OL,SD}$	Output low voltage, standard drive, 0.5 mA, VDD ≥ 1.7	VSS		VSS + 0	).4 V
$V_{OL,HDH}$	Output low voltage, high drive, 5 mA, VDD $\geq$ 2.7 V	VSS		VSS + 0	0.4 V
$V_{OL,HDL}$	Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V	VSS		VSS + 0	).4 V
$I_{OL,SD}$	Current at VSS+0.4 V, output set low, standard drive, VDD ≥	1	2	4	mA
	1.7				
I <sub>OL,HDH</sub>	Current at VSS+0.4 V, output set low, high drive, VDD $\geq$ 2.7 V	6	10	15	mA
$I_{OL,HDL}$	Current at VSS+0.4 V, output set low, high drive, VDD $\geq$ 1.7 V	3			mA
I <sub>OH,SD</sub>	Current at VDD-0.4 V, output set high, standard drive, VDD	1	2	4	mA
	≥ 1.7				
I <sub>OH,HDH</sub>	Current at VDD-0.4 V, output set high, high drive, VDD ≥ 2.7	6	9	14	mA
	V				
I <sub>OH,HDL</sub>	Current at VDD-0.4 V, output set high, high drive, VDD ≥ 1.7	3			mA
	V				



Symbol	Description	Min.	Тур.	Max.	Units
t <sub>RF,15pF</sub>	Rise/fall time, standard drive mode, 10-90%, 15 pF load <sup>1</sup>		9		ns
t <sub>RF,25pF</sub>	Rise/fall time, standard drive mode, 10-90%, 25 pF load <sup>1</sup>		13		ns
t <sub>RF,50pF</sub>	Rise/fall time, standard drive mode, 10-90%, 50 pF load <sup>1</sup>		25		ns
t <sub>HRF,15pF</sub>	Rise/Fall time, high drive mode, 10-90%, 15 pF load <sup>1</sup>		4		ns
t <sub>HRF,25pF</sub>	Rise/Fall time, high drive mode, 10-90%, 25 pF load <sup>1</sup>		5		ns
t <sub>HRF,50pF</sub>	Rise/Fall time, high drive mode, 10-90%, 50 pF load <sup>1</sup>		8		ns
R <sub>PU</sub>	Pull-up resistance	11	13	16	kΩ
$R_{PD}$	Pull-down resistance	11	13	16	kΩ
C <sub>PAD</sub>	Pad capacitance		3		pF

### 6.8.3.2 NFC Pads Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
C <sub>PAD_NFC</sub>	Pad capacitance on NFC pads		4		pF
I <sub>NFC_LEAK</sub>	Leakage current between NFC pads when driven to different		1	10	μΑ
	states				
I <sub>NFC_LEAK_EXT</sub>	Leakage current between NFC pads when driven to different		1	15	μΑ
	states, extended temperature range				

# 6.9 GPIOTE — GPIO tasks and events

The GPIO tasks and events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events. Each GPIOTE channel can be assigned to one pin.

A GPIOTE block enables GPIOs to generate events on pin state change which can be used to carry out tasks through the PPI system. A GPIO can also be driven to change state on system events using the PPI system. Tasks and events are briefly introduced in Peripheral interface on page 95, and GPIO is described in more detail in GPIO — General purpose input/output on page 137.

Low power detection of pin state changes is possible when in System ON or System OFF.

Instance	Number of GPIOTE channels
GPIOTE	8

Table 41: GPIOTE properties

Up to three tasks can be used in each GPIOTE channel for performing write operations to a pin. Two tasks are fixed (SET and CLR), and one (OUT) is configurable to perform following operations:

- Set
- Clear
- Toggle

An event can be generated in each GPIOTE channel from one of the following input conditions:

- · Rising edge
- Falling edge
- Any change



<sup>&</sup>lt;sup>1</sup> Rise and fall times based on simulations

#### 6.9.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins.

The tasks SET[n], CLR[n], and OUT[n] can write to individual pins, and events IN[n] can be generated from input changes of individual pins.

The SET task will set the pin selected in GPIOTE.CONFIG[n]. PSEL to high. The CLR task will set the pin low.

The effect of the OUT task on the pin is configurable in CONFIG[n].POLARITY. It can set the pin high, set it low, or toggle it.

Tasks and events are configured using the CONFIG[n] registers. One CONFIG[n] register is associated with a set of SET[n], CLR[n], and OUT[n] tasks and IN[n] events.

As long as a SET[n], CLR[n], and OUT[n] task or an IN[n] event is configured to control pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value, as specified in the GPIO, will therefore be ignored as long as the pin is controlled by GPIOTE. Attempting to write to the pin as a normal GPIO pin will have no effect. When the GPIOTE is disconnected from a pin, the associated pin gets the output and configuration values specified in the GPIO module, see MODE field in CONFIG[n] register.

When conflicting tasks are triggered simultaneously (i.e. during the same clock cycle) in one channel, the priority of the tasks is as described in the following table.

Priority	Task	
1	оит	
2	CLR	
3	SET	

Table 42: Task priorities

When setting the CONFIG[n] registers, MODE=Disabled does not have the same effect as MODE=Task and POLARITY=None. In the latter case, a CLR or SET task occurring at the exact same time as OUT will end up with no change on the pin, based on the priorities described in the table above.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

#### 6.9.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal.

The event will be generated on the rising edge of the DETECT signal. See GPIO — General purpose input/output on page 137 for more information about the DETECT signal.

The GPIO DETECT signal will not wake the system up again if the system is put into System ON IDLE while the DETECT signal is high. Make sure to clear all DETECT sources before entering sleep. If the LATCH register is used as a source, a new rising edge will be generated on DETECT if any bit in LATCH is still high after clearing all or part of the register. This could occur if one of the PINx.DETECT signals is still high, for example. See Pin configuration on page 138 for more information.

Setting the system to System OFF while DETECT is high will cause a wakeup from System OFF reset.

This feature is always enabled even if the peripheral itself appears to be IDLE, meaning no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake up the CPU from a WFI or WFE type sleep in System ON when all peripherals and the CPU are idle, meaning the lowest power consumption in System ON mode.

In order to prevent spurious interrupts from the PORT event while configuring the sources, the following must be performed:

NORDIC

- 1. Disable interrupts on the PORT event (through INTENCLR.PORT).
- **2.** Configure the sources (PIN\_CNF[n].SENSE).
- 3. Clear any potential event that could have occurred during configuration (write '0' to EVENTS PORT).
- 4. Enable interrupts (through INTENSET.PORT).

# 6.9.3 Tasks and events pin configuration

Each GPIOTE channel is associated with one physical GPIO pin through the CONFIG.PSEL field.

When Event mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an input, overriding the DIR setting in GPIO. Similarly, when Task mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an output overriding the DIR setting and OUT value in GPIO. When Disabled is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will use its configuration from the PIN[n].CNF registers in GPIO.

**Note:** A pin can only be assigned to one GPIOTE channel at a time. Failing to do so may result in unpredictable behavior.

# 6.9.4 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40006000	GPIOTE	GPIOTE	GPIO tasks and events		

Table 43: Instances

Register	Offset	Description
TASKS_OUT[0]	0x000	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in
		CONFIG[0].POLARITY.
TASKS_OUT[1]	0x004	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is configured in
		CONFIG[1].POLARITY.
TASKS_OUT[2]	0x008	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is configured in
		CONFIG[2].POLARITY.
TASKS_OUT[3]	0x00C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is configured in
		CONFIG[3].POLARITY.
TASKS_OUT[4]	0x010	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is configured in
		CONFIG[4].POLARITY.
TASKS_OUT[5]	0x014	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is configured in
		CONFIG[5].POLARITY.
TASKS_OUT[6]	0x018	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is configured in
		CONFIG[6].POLARITY.
TASKS_OUT[7]	0x01C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is configured in
		CONFIG[7].POLARITY.
TASKS_SET[0]	0x030	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it high.
TASKS_SET[1]	0x034	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it high.
TASKS_SET[2]	0x038	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is to set it high.
TASKS_SET[3]	0x03C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it high.
TASKS_SET[4]	0x040	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it high.
TASKS_SET[5]	0x044	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it high.
TASKS_SET[6]	0x048	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is to set it high.
TASKS_SET[7]	0x04C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it high.
TASKS_CLR[0]	0x060	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it low.
TASKS_CLR[1]	0x064	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it low.
TASKS_CLR[2]	0x068	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is to set it low.




Register	Offset	Description
TASKS_CLR[3]	0x06C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it low.
TASKS_CLR[4]	0x070	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it low.
TASKS_CLR[5]	0x074	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it low.
TASKS_CLR[6]	0x078	Task for writing to pin specified in CONFIG[6]. PSEL. Action on pin is to set it low.
TASKS_CLR[7]	0x07C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it low.
EVENTS_IN[0]	0x100	Event generated from pin specified in CONFIG[0].PSEL
EVENTS_IN[1]	0x104	Event generated from pin specified in CONFIG[1].PSEL
EVENTS_IN[2]	0x108	Event generated from pin specified in CONFIG[2].PSEL
EVENTS_IN[3]	0x10C	Event generated from pin specified in CONFIG[3].PSEL
EVENTS_IN[4]	0x110	Event generated from pin specified in CONFIG[4].PSEL
EVENTS_IN[5]	0x114	Event generated from pin specified in CONFIG[5].PSEL
EVENTS_IN[6]	0x118	Event generated from pin specified in CONFIG[6].PSEL
EVENTS_IN[7]	0x11C	Event generated from pin specified in CONFIG[7].PSEL
EVENTS_PORT	0x17C	Event generated from multiple input GPIO pins with SENSE mechanism enabled
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG[0]	0x510	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[1]	0x514	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[2]	0x518	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[3]	0x51C	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[4]	0x520	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[5]	0x524	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[6]	0x528	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[7]	0x52C	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Table 44: Register overview

# 6.9.4.1 TASKS\_OUT[n] (n=0..7)

Address offset:  $0x000 + (n \times 0x4)$ 


Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY.



# 6.9.4.2 TASKS\_SET[n] (n=0..7)

Address offset:  $0x030 + (n \times 0x4)$ 

Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.








### 6.9.4.3 TASKS\_CLR[n] (n=0..7)

Address offset:  $0x060 + (n \times 0x4)$ 


Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.



### 6.9.4.4 EVENTS\_IN[n] (n=0..7)

Address offset:  $0x100 + (n \times 0x4)$ 


Event generated from pin specified in CONFIG[n].PSEL



### 6.9.4.5 EVENTS\_PORT

Address offset: 0x17C

Event generated from multiple input GPIO pins with SENSE mechanism enabled



#### **6.9.4.6 INTENSET**

Address offset: 0x304

Enable interrupt



					2	1 0
Н	G	F	-			
			E	D	С	ВА
U	0	0	0	0	0	0 0

### 6.9.4.7 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		1	HGFEDCBA
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A-H RW IN[i] (i=07)			Write '1' to disable interrupt for event IN[i]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
I RW PORT			Write '1' to disable interrupt for event PORT
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

# 6.9.4.8 CONFIG[n] (n=0..7)

Address offset:  $0x510 + (n \times 0x4)$ 

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Bit number		313	30 29 2	28 2	7 26	25	24	23 2	2 2	1 2	0 19	9 18	17	16	15	14	13	12	11	10 9	9 8	7	6	5	4	3 2	1	0
ID										E			D	D			С	В	В	В	3 E						Α	Α
Reset 0x000000	0	0	0 0	0 (	0	0	0	0 (	0 (	) (	0	0	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0 0	0	0
ID Acce Field																												
A RW MOD	RW MODE Mode																											
	Disabled							Disabled. Pin specified by PSEL will not be acquired by the																				
				GPIOTE module.																								
	Event	1						Ever	nt m	nod	e																	
								The	pin	sp	ecif	ied	by I	PSE	Lw	ill b	e c	onf	figu	red	as a	ın iı	าрน	t ar	nd			
								the	ı]NI	n] e	ver	nt w	ill b	e g	ene	rat	ed i	if o	per	atio	n sp	eci	fied	l in				
								POL	ARI	TY	осс	urs	on t	he	pin	١.												





Bit r	number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 (									
ID			E DD CBBBBB	Α ,									
Res	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 (									
		Task	3 Task mode										
			The GPIO specified by PSEL will be configured as an output										
			and triggering the SET[n], CLR[n] or OUT[n] task will										
			perform the operation specified by POLARITY on the pin.										
			When enabled as a task the GPIOTE module will acquire the										
			pin and the pin can no longer be written as a regular output										
			pin from the GPIO module.										
В	RW PSEL		[031] GPIO number associated with SET[n], CLR[n], and OUT[n]										
			tasks and IN[n] event										
С	RW PORT		[01] Port number										
D	RW POLARITY		When In task mode: Operation to be performed on output										
			when OUT[n] task is triggered. When In event mode:										
			Operation on input that shall trigger IN[n] event.										
		None	0 Task mode: No effect on pin from OUT[n] task. Event mode:										
			no IN[n] event generated on pin activity.	no IN[n] event generated on pin activity.									
		LoToHi	1 Task mode: Set pin from OUT[n] task. Event mode: Generate										
			IN[n] event when rising edge on pin.										
		HiToLo	2 Task mode: Clear pin from OUT[n] task. Event mode:										
			Generate IN[n] event when falling edge on pin.										
		Toggle	3 Task mode: Toggle pin from OUT[n]. Event mode: Generate										
			IN[n] when any change on pin.										
E	RW OUTINIT		When in task mode: Initial value of the output when the										
			GPIOTE channel is configured. When in event mode: No										
			effect.										
		Low	0 Task mode: Initial value of pin before task triggering is low										
		High	1 Task mode: Initial value of pin before task triggering is high										

# 6.9.5 Electrical specification

# $6.10 \, \text{l}^2\text{S}$ — Inter-IC sound interface

The I<sup>2</sup>S (Inter-IC Sound) module, supports the original two-channel I<sup>2</sup>S format, and left or right-aligned formats. It implements EasyDMA for sample transfer directly to and from RAM without CPU intervention.

The I<sup>2</sup>S peripheral has the following main features:

- Master and Slave mode
- Simultaneous bi-directional (TX and RX) audio streaming
- Original I<sup>2</sup>S and left- or right-aligned format
- 8, 16 and 24-bit sample width
- Low-jitter Master Clock generator
- Various sample rates






Figure 44: I<sup>2</sup>S master

#### 6.10.1 Mode

The I<sup>2</sup>S protocol specification defines two modes of operation, Master and Slave.

The I<sup>2</sup>S mode decides which of the two sides (Master or Slave) shall provide the clock signals LRCK and SCK, and these signals are always supplied by the Master to the Slave.

# 6.10.2 Transmitting and receiving

The I<sup>2</sup>S module supports both transmission (TX) and reception (RX) of serial data. In both cases the serial data is shifted synchronously to the clock signals SCK and LRCK.

TX data is written to the SDOUT pin on the falling edge of SCK, and RX data is read from the SDIN pin on the rising edge of SCK. The most significant bit (MSB) is always transmitted first.

TX and RX are available in both Master and Slave modes and can be enabled/disabled independently in the CONFIG.TXEN on page 165 and CONFIG.RXEN on page 165.

Transmission and/or reception is started by triggering the START task. When started and transmission is enabled (in CONFIG.TXEN on page 165), the TXPTRUPD event will be generated for every RXTXD.MAXCNT on page 168 number of transmitted data words (containing one or more samples). Similarly, when started and reception is enabled (in CONFIG.RXEN on page 165), the RXPTRUPD event will be generated for every RXTXD.MAXCNT on page 168 received data words.






Figure 45: Transmitting and receiving. CONFIG.FORMAT = Aligned, CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo, RXTXD.MAXCNT = 1.

### 6.10.3 Left right clock (LRCK)

The Left Right Clock (LRCK), often referred to as "word clock", "sample clock" or "word select" in I<sup>2</sup>S context, is the clock defining the frames in the serial bit streams sent and received on SDOUT and SDIN, respectively.

In I2S mode, each frame contains one left and right sample pair, with the left sample being transferred during the low half period of LRCK followed by the right sample being transferred during the high period of LRCK.

In Aligned mode, each frame contains one left and right sample pair, with the left sample being transferred during the high half period of LRCK followed by the right sample being transferred during the low period of LRCK.

Consequently, the LRCK frequency is equivalent to the audio sample rate.

When operating in Master mode, the LRCK is generated from the MCK, and the frequency of LRCK is then given as:

```
LRCK = MCK / CONFIG.RATIO
```

LRCK always toggles around the falling edge of the serial clock SCK.

# 6.10.4 Serial clock (SCK)

The serial clock (SCK), often referred to as the serial bit clock, pulses once for each data bit being transferred on the serial data lines SDIN and SDOUT.

When operating in Master mode the SCK is generated from the MCK, and the frequency of SCK is then given as:

```
SCK = 2 * LRCK * CONFIG.SWIDTH
```

The falling edge of the SCK falls on the toggling edge of LRCK.

When operating in Slave mode SCK is provided by the external I<sup>2</sup>S master.



### 6.10.5 Master clock (MCK)

The master clock (MCK) is the clock from which LRCK and SCK are derived when operating in Master mode.

The MCK is generated by an internal MCK generator. This generator always needs to be enabled when in Master mode, but the generator can also be enabled when in Slave mode. Enabling the generator when in slave mode can be useful in the case where the external Master is not able to generate its own master clock.

The MCK generator is enabled/disabled in the register CONFIG.MCKEN on page 165, and the generator is started or stopped by the START or STOP tasks.

In Master mode the LRCK and the SCK frequencies are closely related, as both are derived from MCK and set indirectly through CONFIG.RATIO on page 166 and CONFIG.SWIDTH on page 167.

When configuring these registers, the user is responsible for fulfilling the following requirements:

1. SCK frequency can never exceed the MCK frequency, which can be formulated as:

```
CONFIG.RATIO >= 2 * CONFIG.SWIDTH
```

2. The MCK/LRCK ratio shall be a multiple of 2 \* CONFIG.SWIDTH, which can be formulated as:

```
Integer = (CONFIG.RATIO / (2 * CONFIG.SWIDTH))
```

The MCK signal can be routed to an output pin (specified in PSEL.MCK) to supply external I<sup>2</sup>S devices that require the MCK to be supplied from the outside.

When operating in Slave mode, the I<sup>2</sup>S module does not use the MCK and the MCK generator does not need to be enabled.




Figure 46: Relation between RATIO, MCK and LRCK.

Desired LRCK [Hz]	CONFIG.SWID	CONFIG.RATIO	CONFIG.MCKF	MCK [Hz]	LRCK [Hz]	LRCK error [%]
16000	16Bit	32X	32MDIV63	507936.5	15873.0	-0.8
16000	16Bit	64X	32MDIV31	1032258.1	16129.0	0.8
16000	16Bit	256X	32MDIV8	4000000.0	15625.0	-2.3
32000	16Bit	32X	32MDIV31	1032258.1	32258.1	0.8
32000	16Bit	64X	32MDIV16	2000000.0	31250.0	-2.3
44100	16Bit	32X	32MDIV23	1391304.3	43478.3	-1.4
44100	16Bit	64X	32MDIV11	2909090.9	45454.5	3.1

Table 45: Configuration examples

# 6.10.6 Width, alignment and format

The CONFIG.SWIDTH register primarily defines the sample width of the data written to memory. In master mode, it then also sets the amount of bits per frame. In Slave mode it controls padding/trimming if required. Left, right, transmitted, and received samples always have the same width. The CONFIG.FORMAT



register specifies the position of the data frames with respect to the LRCK edges in both Master and Slave modes.

When using I<sup>2</sup>S format, the first bit in a half-frame (containing one left or right sample) gets sampled on the second rising edge of the SCK after a LRCK edge. When using Aligned mode, the first bit in a half-frame gets sampled on the first rising edge of SCK following a LRCK edge.

For data being received on SDIN the sample value can be either right or left-aligned inside a half-frame, as specified in CONFIG.ALIGN on page 167. CONFIG.ALIGN on page 167 affects only the decoding of the incoming samples (SDIN), while the outgoing samples (SDOUT) are always left-aligned (or justified).

When using left-alignment, each half-frame starts with the MSB of the sample value (both for data being sent on SDOUT and received on SDIN).

When using right-alignment, each half-frame of data being received on SDIN ends with the LSB of the sample value, while each half-frame of data being sent on SDOUT starts with the MSB of the sample value (same as for left-alignment).

In Master mode, the size of a half-frame (in number of SCK periods) equals the sample width (in number of bits), and in this case the alignment setting does not care as each half-frame in any case will start with the MSB and end with the LSB of the sample value.

In slave mode, however, the sample width does not need to equal the frame size. This means you might have extra or fewer SCK pulses per half-frame than what the sample width specified in CONFIG.SWIDTH requires.

In the case where we use **left-alignment** and the number of SCK pulses per half-frame is **higher** than the sample width, the following will apply:

- For data received on SDIN, all bits after the LSB of the sample value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the sample value will be 0.

In the case where we use **left-alignment** and the number of SCK pulses per frame is **lower** than the sample width, the following will apply:

Data sent and received on SDOUT and SDIN will be truncated with the LSBs being removed first.

In the case where we use **right-alignment** and the number of SCK pulses per frame is **higher** than the sample width, the following will apply:

- For data received on SDIN, all bits before the MSB of the sample value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the sample value will be 0 (same behavior as for leftalignment).

In the case where we use **right-alignment** and the number of SCK pulses per frame is **lower** than the sample width, the following will apply:

- Data received on SDIN will be sign-extended to "sample width" number of bits before being written to memory.
- Data sent on SDOUT will be truncated with the LSBs being removed first (same behavior as for leftalignment).




Figure 47: I<sup>2</sup>S format. CONFIG.SWIDTH equalling half-frame size.






Figure 48: Aligned format. CONFIG.SWIDTH equalling half-frame size.

### 6.10.7 EasyDMA

The I<sup>2</sup>S module implements EasyDMA for accessing internal Data RAM without CPU intervention.

The source and destination pointers for the TX and RX data are configured in TXD.PTR on page 168 and RXD.PTR on page 168. The memory pointed to by these pointers will only be read or written when TX or RX are enabled in CONFIG.TXEN on page 165 and CONFIG.RXEN on page 165.

The addresses written to the pointer registers TXD.PTR on page 168 and RXD.PTR on page 168 are double-buffered in hardware, and these double buffers are updated for every RXTXD.MAXCNT on page 168 words (containing one or more samples) read/written from/to memory. The events TXPTRUPD and RXPTRUPD are generated whenever the TXD.PTR and RXD.PTR are transferred to these double buffers.

If TXD.PTR on page 168 is not pointing to the Data RAM region when transmission is enabled, or RXD.PTR on page 168 is not pointing to the Data RAM region when reception is enabled, an EasyDMA transfer may result in a HardFault and/or memory corruption. See Memory on page 18 for more information about the different memory regions.

Due to the nature of I<sup>2</sup>S, where the number of transmitted samples always equals the number of received samples (at least when both TX and RX are enabled), one common register RXTXD.MAXCNT on page 168 is used for specifying the sizes of these two memory buffers. The size of the buffers is specified in a number of 32-bit words. Such a 32-bit memory word can either contain four 8-bit samples, two 16-bit samples or one right-aligned 24-bit sample sign extended to 32 bit.

In stereo mode (CONFIG.CHANNELS=Stereo), the samples are stored as "left and right sample pairs" in memory. Figure Memory mapping for 8 bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo. on page 157, Memory mapping for 16 bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo. on page 157 and Memory mapping for 24 bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo. on page 158 show how the samples are mapped to memory in this mode. The mapping is valid for both RX and TX.

In mono mode (CONFIG.CHANNELS=Left or Right), RX sample from only one channel in the frame is stored in memory, the other channel sample is ignored. Illustrations Memory mapping for 8 bit mono. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Left. on page 157, Memory mapping for 16 bit mono, left channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left. on page 157 and Memory mapping for 24 bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left. on page 158 show how RX samples are mapped to memory in this mode.

For TX, the same outgoing sample read from memory is transmitted on both left and right in a frame, resulting in a mono output stream.



	31 24	23 16	15 8	7 0
x.PTR	Right sample 1	Left sample 1	Right sample 0	Left sample 0
x.PTR + 4	Right sample 3	Left sample 3	Right sample 2	Left sample 2
x.PTR + (n*2) - 4	Right sample n-1	Left sample n-1	Right sample n-2	Left sample n-2

Figure 49: Memory mapping for 8 bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo.




Figure 50: Memory mapping for 8 bit mono. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Left.




Figure 51: Memory mapping for 16 bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo.




Figure 52: Memory mapping for 16 bit mono, left channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left.



	31	23 0
x.PTR	Sign ext.	Left sample 0
x.PTR + 4	Sign ext.	Right sample 0
x.PTR + (n*8) - 8 Sign ext.		Left sample n - 1
x.PTR + (n*8) - 4	Sign ext.	Right sample n - 1

Figure 53: Memory mapping for 24 bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo.




Figure 54: Memory mapping for 24 bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left.

# 6.10.8 Module operation

Described here is a typical operating procedure for the I<sup>2</sup>S module.



#### 1. Configure the I<sup>2</sup>S module using the CONFIG registers

```
// Enable reception
NRF_I2S->CONFIG.RXEN = (I2S_CONFIG_RXEN_RXEN_Enabled <<
                                     I2S CONFIG RXEN RXEN Pos);
// Enable transmission
NRF I2S->CONFIG.TXEN = (I2S CONFIG TXEN TXEN Enabled <<
                                      12S CONFIG TXEN TXEN Pos);
// Enable MCK generator
NRF_I2S->CONFIG.MCKEN = (I2S_CONFIG_MCKEN_MCKEN_Enabled <<
                                      12S CONFIG MCKEN MCKEN Pos);
// MCKFREQ = 4 MHz
NRF I2S->CONFIG.MCKFREQ = I2S CONFIG MCKFREQ MCKFREQ 32MDIV8 <<
                                      12S CONFIG MCKFREQ MCKFREQ Pos;
// Ratio = 256
NRF I2S->CONFIG.RATIO = I2S CONFIG RATIO RATIO 256X <<
                                      12S CONFIG RATIO RATIO Pos;
// MCKFREQ = 4 MHz and Ratio = 256 gives sample rate = 15.625 \text{ ks/s}
// Sample width = 16 bit
NRF_I2S->CONFIG.SWIDTH = I2S_CONFIG_SWIDTH_SWIDTH_16Bit <<
                                      12S CONFIG SWIDTH SWIDTH Pos;
// Alignment = Left
NRF_I2S->CONFIG.ALIGN = I2S_CONFIG_ALIGN_ALIGN_Left <<
                                      12S CONFIG ALIGN ALIGN Pos;
// Format = I2S
NRF_I2S->CONFIG.FORMAT = I2S_CONFIG_FORMAT_FORMAT_I2S <<
                                       12S CONFIG FORMAT FORMAT Pos;
// Use stereo
NRF I2S->CONFIG.CHANNELS = I2S CONFIG CHANNELS CHANNELS Stereo <<
                                      12S CONFIG CHANNELS CHANNELS Pos;
```

#### 2. Map IO pins using the PINSEL registers

```
// MCK routed to pin 0
NRF I2S->PSEL.MCK = (0 << I2S PSEL MCK PIN Pos) |
                    (I2S_PSEL_MCK_CONNECT_Connected <<
                                                I2S PSEL MCK CONNECT Pos);
// SCK routed to pin 1
NRF_I2S->PSEL.SCK = (1 << I2S_PSEL_SCK_PIN_Pos) |
                   (I2S PSEL SCK CONNECT Connected <<
                                                I2S PSEL SCK CONNECT Pos);
// LRCK routed to pin 2
NRF I2S->PSEL.LRCK = (2 << I2S PSEL LRCK PIN Pos) |
                     (I2S_PSEL_LRCK_CONNECT_Connected <<
                                                 I2S PSEL LRCK CONNECT Pos);
// SDOUT routed to pin 3
NRF I2S->PSEL.SDOUT = (3 << I2S_PSEL_SDOUT_PIN_Pos) |
                      (I2S PSEL SDOUT CONNECT Connected <<
                                                I2S PSEL SDOUT CONNECT Pos);
// SDIN routed on pin 4
NRF I2S->PSEL.SDIN = (4 << I2S PSEL SDIN PIN Pos) |
                     (I2S PSEL SDIN CONNECT Connected <<
                                                12S PSEL SDIN CONNECT Pos);
```



3. Configure TX and RX data pointers using the TXD, RXD and RXTXD registers

```
NRF_I2S->TXD.PTR = my_tx_buf;
NRF_I2S->RXD.PTR = my_rx_buf;
NRF_I2S->TXD.MAXCNT = MY_BUF_SIZE;
```

4. Enable the I<sup>2</sup>S module using the ENABLE register

```
NRF_I2S->ENABLE = 1;
```

5. Start audio streaming using the START task

```
NRF_I2S->TASKS_START = 1;
```

6. Handle received and transmitted data when receiving the TXPTRUPD and RXPTRUPD events

```
if(NRF_I2S->EVENTS_TXPTRUPD != 0)
{
    NRF_I2S->TXD.PTR = my_next_tx_buf;
    NRF_I2S->EVENTS_TXPTRUPD = 0;
}

if(NRF_I2S->EVENTS_RXPTRUPD != 0)
{
    NRF_I2S->RXD.PTR = my_next_rx_buf;
    NRF_I2S->EVENTS_RXPTRUPD = 0;
}
```

# 6.10.9 Pin configuration

The MCK, SCK, LRCK, SDIN and SDOUT signals associated with the I<sup>2</sup>S module are mapped to physical pins according to the pin numbers specified in the PSEL.x registers.

These pins are acquired whenever the I<sup>2</sup>S module is enabled through the register ENABLE on page 164.

When a pin is acquired by the I<sup>2</sup>S module, the direction of the pin (input or output) will be configured automatically, and any pin direction setting done in the GPIO module will be overridden. The directions for the various I<sup>2</sup>S pins are shown below in GPIO configuration before enabling peripheral (master mode) on page 160 and GPIO configuration before enabling peripheral (slave mode) on page 161.

To secure correct signal levels on the pins when the system is in OFF mode, and when the I<sup>2</sup>S module is disabled, these pins must be configured in the GPIO peripheral directly.

I <sup>2</sup> S signal	I <sup>2</sup> S pin	Direction	Output value	Comment
МСК	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Output	0	
SCK	As specified in PSEL.SCK	Output	0	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 46: GPIO configuration before enabling peripheral (master mode)



I <sup>2</sup> S signal	I <sup>2</sup> S pin	Direction	Output value	Comment
MCK	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Input	Not applicable	
SCK	As specified in PSEL.SCK	Input	Not applicable	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 47: GPIO configuration before enabling peripheral (slave mode)

# 6.10.10 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40025000	I2S	I2S	Inter-IC sound interface		

Table 48: Instances

Register	Offset	Description
TASKS_START	0x000	Starts continuous I2S transfer. Also starts MCK generator when this is enabled.
TASKS_STOP	0x004	Stops I2S transfer. Also stops MCK generator. Triggering this task will cause the STOPPED event
		to be generated.
EVENTS_RXPTRUPD	0x104	The RXD.PTR register has been copied to internal double-buffers. When the I2S module is
		started and RX is enabled, this event will be generated for every RXTXD.MAXCNT words that
		are received on the SDIN pin.
EVENTS_STOPPED	0x108	I2S transfer stopped.
EVENTS_TXPTRUPD	0x114	The TDX.PTR register has been copied to internal double-buffers. When the I2S module is
		started and TX is enabled, this event will be generated for every RXTXD.MAXCNT words that
		are sent on the SDOUT pin.
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable I2S module.
CONFIG.MODE	0x504	I2S mode.
CONFIG.RXEN	0x508	Reception (RX) enable.
CONFIG.TXEN	0x50C	Transmission (TX) enable.
CONFIG.MCKEN	0x510	Master clock generator enable.
CONFIG.MCKFREQ	0x514	Master clock generator frequency.
CONFIG.RATIO	0x518	MCK / LRCK ratio.
CONFIG.SWIDTH	0x51C	Sample width.
CONFIG.ALIGN	0x520	Alignment of sample within a frame.
CONFIG.FORMAT	0x524	Frame format.
CONFIG.CHANNELS	0x528	Enable channels.
RXD.PTR	0x538	Receive buffer RAM start address.
TXD.PTR	0x540	Transmit buffer RAM start address.
RXTXD.MAXCNT	0x550	Size of RXD and TXD buffers.
PSEL.MCK	0x560	Pin select for MCK signal.
PSEL.SCK	0x564	Pin select for SCK signal.
PSEL.LRCK	0x568	Pin select for LRCK signal.
PSEL.SDIN	0x56C	Pin select for SDIN signal.
PSEL.SDOUT	0x570	Pin select for SDOUT signal.


Table 49: Register overview



### 6.10.10.1 TASKS\_START

Address offset: 0x000


Starts continuous I2S transfer. Also starts MCK generator when this is enabled.



#### 6.10.10.2 TASKS STOP

Address offset: 0x004


Stops I2S transfer. Also stops MCK generator. Triggering this task will cause the STOPPED event to be generated.



#### 6.10.10.3 EVENTS\_RXPTRUPD

Address offset: 0x104


The RXD.PTR register has been copied to internal double-buffers. When the I2S module is started and RX is enabled, this event will be generated for every RXTXD.MAXCNT words that are received on the SDIN pin.



### 6.10.10.4 EVENTS\_STOPPED

Address offset: 0x108 I2S transfer stopped.





# 6.10.10.5 EVENTS\_TXPTRUPD

Address offset: 0x114

The TDX.PTR register has been copied to internal double-buffers. When the I2S module is started and TX is enabled, this event will be generated for every RXTXD.MAXCNT words that are sent on the SDOUT pin.

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_TXPTRUPD		The TDX.PTR register has been copied to internal double-
		buffers. When the I2S module is started and TX is enabled,
		this event will be generated for every RXTXD.MAXCNT
		words that are sent on the SDOUT pin.
NotGenerated	0	Event not generated
Generated	1	Event generated

#### 6.10.10.6 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit r	number		31 30 29 28 27 20	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F CB
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
В	RW RXPTRUPD			Enable or disable interrupt for event RXPTRUPD
		Disabled	0	Disable
		Enabled	1	Enable
С	RW STOPPED			Enable or disable interrupt for event STOPPED
		Disabled	0	Disable
		Enabled	1	Enable
F	RW TXPTRUPD			Enable or disable interrupt for event TXPTRUPD
		Disabled	0	Disable
		Enabled	1	Enable

### 6.10.10.7 INTENSET

Address offset: 0x304

**Enable interrupt** 



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F C B
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
В	RW RXPTRUPD			Write '1' to enable interrupt for event RXPTRUPD
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW TXPTRUPD			Write '1' to enable interrupt for event TXPTRUPD
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.10.10.8 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F C B
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
В	RW RXPTRUPD			Write '1' to disable interrupt for event RXPTRUPD
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW TXPTRUPD			Write '1' to disable interrupt for event TXPTRUPD
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

### 6.10.10.9 ENABLE

Address offset: 0x500 Enable I2S module.

	31 30 2	29 28	3 27	26	25 2	24 2	3 2	2 2	21 2	0 19	9 1	8 17	7 16	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
																												Α
	0 0	0 0	0	0	0	0	0 (	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						E	na	ble	I2S	mo	du	le.																
Disabled	0					[	Disa	ble	è																			
Enabled	1					E	na	ble																				
	Disabled	Value ID Value  Disabled 0	Value ID Value  Disabled 0	Value ID         Value	Value ID         Value	Value ID         Value	Value ID         Value         E           Disabled         0	Value ID         Value         Des           Disabled         0	Value ID         Value         Descrip           Enable           Disabled         0 <td< th=""><th>Value ID         Value         Description           Enable 12S         Disable</th><th>Value ID         Value         Description           Enable 12S mod         Disable</th><th>Value ID         Value         Description           Enable I2S modu           Disabled         0</th></td<> <th>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th> <th>Value ID       Value       Description         Enable I2S module.       Disable</th> <th>Value ID</th> <th>Value ID         Value       Description         Enable I2S module.         Disable       Disable</th> <th>Value ID         Value       Description         Enable I2S module.         Disable       Disable</th> <th>Value ID Value    Disabled 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th> <th>Value ID       Value       Disabled     Description       Enable I2S module.       Disable</th> <th>Value ID  Value  Description  Enable I2S module.  Disable</th> <th>Value ID</th> <th>Value ID</th> <th>Value ID</th> <th>Value ID  Value  Disabled  O V V V V V V V V V V V V V V V V V V</th> <th>Value ID  Value  Disabled  O V V V V V V V V V V V V V V V V V V</th> <th>Value ID Value  Description  Enable I2S module.  Disable</th> <th>Value ID  Value  Description  Enable I2S module.</th> <th>Enable I2S module.  Disabled 0 Disable</th>	Value ID         Value         Description           Enable 12S         Disable	Value ID         Value         Description           Enable 12S mod         Disable	Value ID         Value         Description           Enable I2S modu           Disabled         0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Value ID       Value       Description         Enable I2S module.       Disable	Value ID	Value ID         Value       Description         Enable I2S module.         Disable       Disable	Value ID         Value       Description         Enable I2S module.         Disable       Disable	Value ID Value    Disabled 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Value ID       Value       Disabled     Description       Enable I2S module.       Disable	Value ID  Value  Description  Enable I2S module.  Disable	Value ID	Value ID	Value ID	Value ID  Value  Disabled  O V V V V V V V V V V V V V V V V V V	Value ID  Value  Disabled  O V V V V V V V V V V V V V V V V V V	Value ID Value  Description  Enable I2S module.  Disable	Value ID  Value  Description  Enable I2S module.	Enable I2S module.  Disabled 0 Disable






#### 6.10.10.10 CONFIG.MODE

Address offset: 0x504

I2S mode.



#### 6.10.10.11 CONFIG.RXEN


Address offset: 0x508 Reception (RX) enable.

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
ID				А										
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										
ID				Description										
Α	RW RXEN			Reception (RX) enable.										
		Disabled	0	Reception disabled and now data will be written to the										
				RXD.PTR address.										
		Enabled	1	Reception enabled.										

#### 6.10.10.12 CONFIG.TXEN

Address offset: 0x50C

Transmission (TX) enable.



#### 6.10.10.13 CONFIG.MCKEN

Address offset: 0x510

Master clock generator enable.



Bit n	umber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x0000001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW MCKEN			Master clock generator enable.
		Disabled	0	Master clock generator disabled and PSEL.MCK not
				connected(available as GPIO).
		Enabled	1	Master clock generator running and MCK output on
				PSEL.MCK.

# 6.10.10.14 CONFIG.MCKFREQ

Address offset: 0x514

Master clock generator frequency.

Bit r	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A	A A A A A A A A A A A A A A A A A A A
Res	et 0x20000000		0 0 1 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
Α	RW MCKFREQ			Master clock generator frequency.
		32MDIV8	0x20000000	32 MHz / 8 = 4.0 MHz
		32MDIV10	0x18000000	32 MHz / 10 = 3.2 MHz
		32MDIV11	0x16000000	32 MHz / 11 = 2.9090909 MHz
		32MDIV15	0x11000000	32 MHz / 15 = 2.1333333 MHz
		32MDIV16	0x10000000	32 MHz / 16 = 2.0 MHz
		32MDIV21	0x0C000000	32 MHz / 21 = 1.5238095
		32MDIV23	0x0B000000	32 MHz / 23 = 1.3913043 MHz
		32MDIV30	0x0880000	32 MHz / 30 = 1.0666667 MHz
		32MDIV31	0x08400000	32 MHz / 31 = 1.0322581 MHz
		32MDIV32	0x08000000	32 MHz / 32 = 1.0 MHz
		32MDIV42	0x06000000	32 MHz / 42 = 0.7619048 MHz
		32MDIV63	0x04100000	32 MHz / 63 = 0.5079365 MHz
		32MDIV125	0x020C0000	32 MHz / 125 = 0.256 MHz

### 6.10.10.15 CONFIG.RATIO

Address offset: 0x518 MCK / LRCK ratio.

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Res	et 0x00000006		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW RATIO			MCK / LRCK ratio.
		32X	0	LRCK = MCK / 32
		48X	1	LRCK = MCK / 48
		64X	2	LRCK = MCK / 64
		96X	3	LRCK = MCK / 96
		128X	4	LRCK = MCK / 128
		192X	5	LRCK = MCK / 192
		256X	6	LRCK = MCK / 256
		384X	7	LRCK = MCK / 384
		512X	8	LRCK = MCK / 512






#### 6.10.10.16 CONFIG.SWIDTH

Address offset: 0x51C


Sample width.



#### 6.10.10.17 CONFIG.ALIGN

Address offset: 0x520


Alignment of sample within a frame.



#### 6.10.10.18 CONFIG.FORMAT

Address offset: 0x524

Frame format.




#### 6.10.10.19 CONFIG.CHANNELS

Address offset: 0x528

Enable channels.





#### 6.10.10.20 RXD.PTR

Address offset: 0x538

Receive buffer RAM start address.

Α	RW PTR			Receive buffer Data RAM start address. When receiving,
ID	Acce Field	Value ID	Value	Description
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

This address is a word aligned Data RAM address.

#### 6.10.10.21 TXD.PTR

Address offset: 0x540

Transmit buffer RAM start address.

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field	
A RW PTR	Transmit buffer Data RAM start address. When transmitting,
	words containing samples will be fetched from this address.
	This address is a word aligned Data RAM address.

#### 6.10.10.22 RXTXD.MAXCNT

Address offset: 0x550

Size of RXD and TXD buffers.

A RW MAXCNT	Size of RXD and TXD buffers in number of 32 bit words.
ID Acce Field	
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

#### 6.10.10.23 PSEL.MCK

Address offset: 0x560
Pin select for MCK signal.



Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		С	ваааа
Rese	t 0xFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.10.10.24 PSEL.SCK

Address offset: 0x564

Pin select for SCK signal.

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.10.10.25 PSEL.LRCK

Address offset: 0x568

Pin select for LRCK signal.

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	t OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

# 6.10.10.26 PSEL.SDIN

Address offset: 0x56C

Pin select for SDIN signal.



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.10.10.27 PSEL.SDOUT

Address offset: 0x570

Pin select for SDOUT signal.

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

# 6.10.11 Electrical specification

# 6.10.11.1 I2S timing specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>S_SDIN</sub>	SDIN setup time before SCK rising	20			ns
t <sub>H_SDIN</sub>	SDIN hold time after SCK rising	15			ns
t <sub>S_SDOUT</sub>	SDOUT setup time after SCK falling	40			ns
t <sub>H_SDOUT</sub>	SDOUT hold time before SCK falling	6			ns
t <sub>SCK_LRCK</sub>	SCLK falling to LRCK edge	-5	0	5	ns
f <sub>MCK</sub>	MCK frequency			4000	kHz
$f_{LRCK}$	LRCK frequency			48	kHz
f <sub>SCK</sub>	SCK frequency			2000	kHz
DC <sub>CK</sub>	Clock duty cycle (MCK, LRCK, SCK)	45		55	%




Figure 55: I2S timing diagram



# 6.11 LPCOMP — Low-power comparator

Low-power comparator (LPCOMP) compares an input voltage against a reference voltage.

Listed here are the main features of LPCOMP:

- 0 VDD input range
- Ultra-low power

4452 021 v1.0

- Eight input options (AINO to AIN7)
- Reference voltage options:
  - · Two external analog reference inputs, or
  - 15-level internal reference ladder (VDD/16)
- · Optional hysteresis enable on input
- Can be used as a wakeup source from System OFF mode

In System ON, the LPCOMP can generate separate events on rising and falling edges of a signal, or sample the current state of the pin as being above or below the selected reference. The block can be configured to use any of the analog inputs on the device. Additionally, the low-power comparator can be used as an analog wakeup source from System OFF or System ON. The comparator threshold can be programmed to a range of fractions of the supply voltage.

**Note:** LPCOMP cannot be used (STARTed) at the same time as COMP. Only one comparator can be used at a time.




Figure 56: Low-power comparator

The wakeup comparator (LPCOMP) compares an input voltage (VIN+), which comes from an analog input pin selected via the PSEL register, against a reference voltage (VIN-) selected via registers REFSEL on page 177 and EXTREFSEL.

The PSEL, REFSEL, and EXTREFSEL registers must be configured before the LPCOMP is enabled through the ENABLE register.

The HYST register allows enabling an optional hysteresis in the comparator core. This hysteresis shall prevent noise on the signal to create unwanted events. Figure below illustrates the effect of an active hysteresis on a noisy input signal. It is disabled by default, and shall be configured before enabling LPCOMP as well.






Figure 57: Effect of hysteresis on a noisy input signal

The LPCOMP is started by triggering the START task. After a startup time of  $t_{LPCOMP,STARTUP}$ , the LPCOMP will generate a READY event to indicate that the comparator is ready to use and the output of the LPCOMP is correct. The LPCOMP will generate events every time VIN+ crosses VIN-. More specifically, every time VIN+ rises above VIN- (upward crossing) an UP event is generated along with a CROSS event. Every time VIN+ falls below VIN- (downward crossing), a DOWN event is generated along with a CROSS event. When hysteresis is enabled, the upward crossing level becomes (VIN- + VHYST/2), and the downward crossing level becomes (VIN- - VHYST/2).

The LPCOMP is stopped by triggering the STOP task.

LPCOMP will be operational in both System ON and System OFF mode when it is enabled through the ENABLE register. See POWER — Power supply on page 57 for more information about power modes. Note that it is not allowed to go to System OFF when a READY event is pending to be generated.

All LPCOMP registers, including ENABLE, are classified as retained registers when the LPCOMP is enabled. However, when the device wakes up from System OFF, all LPCOMP registers will be reset.

The LPCOMP can wake up the system from System OFF by asserting the ANADETECT signal. The ANADETECT signal can be derived from any of the event sources that generate the UP, DOWN and CROSS events. In case of wakeup from System OFF, no events will be generated, only the ANADETECT signal. See the ANADETECT register (ANADETECT on page 178) for more information on how to configure the ANADETECT signal.

The immediate value of the LPCOMP can be sampled to RESULT on page 176 by triggering the SAMPLE task.

See RESETREAS on page 72 for more information on how to detect a wakeup from LPCOMP.

#### 6.11.1 Shared resources

The LPCOMP shares analog resources with SAADC. While it is possible to use the SAADC at the same time as the LPCOMP, selecting the same analog input pin for both modules is not supported.

Additionally, LPCOMP shares registers and other resources with other peripherals that have the same ID as the LPCOMP. See Peripherals with shared ID on page 96 for more information.

The LPCOMP peripheral shall not be disabled (by writing to the ENABLE register) before the peripheral has been stopped. Failing to do so may result in unpredictable behavior.

# 6.11.2 Pin configuration

You can use the LPCOMP.PSEL register to select one of the analog input pins, **AINO** through **AIN7**, as the analog input pin for the LPCOMP.

See GPIO — General purpose input/output on page 137 for more information about the pins. Similarly, you can use EXTREFSEL on page 178 to select one of the analog reference input pins, **AINO** and **AIN1**,



as input for AREF in case AREF is selected in EXTREFSEL on page 178. The selected analog pins will be acquired by the LPCOMP when it is enabled through ENABLE on page 177.

# 6.11.3 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40013000	LPCOMP	LPCOMP	Low power comparator	

Table 50: Instances

Register	Offset	Description
TASKS_START	0x000	Start comparator
TASKS_STOP	0x004	Stop comparator
TASKS_SAMPLE	0x008	Sample comparator value
EVENTS_READY	0x100	LPCOMP is ready and output is valid
EVENTS_DOWN	0x104	Downward crossing
EVENTS_UP	0x108	Upward crossing
EVENTS_CROSS	0x10C	Downward or upward crossing
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESULT	0x400	Compare result
ENABLE	0x500	Enable LPCOMP
PSEL	0x504	Input pin select
REFSEL	0x508	Reference select
EXTREFSEL	0x50C	External reference select
ANADETECT	0x520	Analog detect configuration
HYST	0x538	Comparator hysteresis enable

*Table 51: Register overview* 

# 6.11.3.1 TASKS\_START

Address offset: 0x000 Start comparator

Bit n	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID				Description
Α	W TASKS_START			Start comparator
		Trigger	1	Trigger task

### 6.11.3.2 TASKS\_STOP

Address offset: 0x004

Stop comparator



Bit number		31 30 29 28 27 26	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_STOP			Stop comparator
	Trigger	1	Trigger task

# 6.11.3.3 TASKS\_SAMPLE

Address offset: 0x008
Sample comparator value

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_SAMPLE			Sample comparator value
		Trigger	1	Trigger task

# 6.11.3.4 EVENTS\_READY

Address offset: 0x100

LPCOMP is ready and output is valid

Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_READY			LPCOMP is ready and output is valid
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.11.3.5 EVENTS\_DOWN

Address offset: 0x104

Downward crossing

Bit r	umber		31	30 2	29 2	8 2	7 26	5 25	24	23	22	21	20	19 :	18 1	7 16	5 15	14	13	12 1	111	.0 9	8	7	6	5	4	3	2	1 0
ID																														Α
Rese	et 0x00000000		0	0	0	0 0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 (	0 0
ID																														
Α	RW EVENTS_DOWN									Do	wn	ıwa	rd c	ros	sing															
		NotGenerated	0							Ev	ent	no	t ge	ner	ated	i														
		Generated	1							Ev	ent	ger	ner	ated	I															

# 6.11.3.6 EVENTS\_UP

Address offset: 0x108

Upward crossing



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field V			Description
A RW EVENTS_UP			Upward crossing
N	NotGenerated	0	Event not generated
0	Generated	1	Event generated

# 6.11.3.7 EVENTS\_CROSS

Address offset: 0x10C

Downward or upward crossing

Bit n	umber		31	30	29 2	28 2	7 26	25	24	23	22	21 2	20 :	19 1	8 1	7 16	5 15	14	13	12 1	.1 1	0 9	8	7	6	5	4	3	2 :	1 0
ID																														Α
Rese	t 0x00000000		0	0	0	0 0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	0 0
ID										Des																				
Α	RW EVENTS_CROSS									Do	wn	war	d o	r up	wa	rd c	ros	sin	g											
		NotGenerated	0							Eve	ent	not	ge	nera	itec	i														
		Generated	1							Eve	ent	gen	era	ted																

# 6.11.3.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		3	13	0 29	9 28	27	26	25	24	23	22	21 2	20 1	9 18	3 17	16	15	14 :	l3 1	2 1:	l 10	9	8	7	6	5	4 3	3 2	1	0
ID																												E (	) С	В	Α
Rese	et 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	0	0	0
ID																															
Α	RW READY_SAMPLE										Sho	orto	ut b	etv	veei	n ev	ent	RE	ADY	an	d ta	sk S	AM	PLE							
		Disabled	0	)							Dis	sabl	e sh	ort	cut																
		Enabled	1	-							Ena	able	e sh	orto	ut																
В	RW READY_STOP										Sho	orto	ut b	etv	veei	n ev	ent	RE	ADY	an	d ta	sk S	TOF	)							
		Disabled	0	)							Dis	sabl	e sh	ort	cut																
		Enabled	1								Ena	able	e sh	orto	ut																
С	RW DOWN_STOP										Sho	orto	ut b	etv	veei	n ev	ent	DC	W١	lan	d ta	sk S	TO	Р							
		Disabled	0	)							Dis	sabl	e sh	ort	cut																
		Enabled	1								Ena	able	e sh	orto	ut																
D	RW UP_STOP										Sho	orto	ut b	etv	veei	n ev	ent	UP	and	d ta	sk S	TOP									
		Disabled	0	)							Dis	sabl	e sh	ort	cut																
		Enabled	1								Ena	able	e sh	orto	ut																
Ε	RW CROSS_STOP										Sho	orto	ut b	etv	veeı	n ev	ent	CR	OSS	and	d ta	sk S	TOF	)							
		Disabled	0	)							Dis	sabl	e sh	ort	cut																
		Enabled	1								Ena	able	e sh	orto	ut																

### 6.11.3.9 INTENSET

Address offset: 0x304

Enable interrupt



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW READY			Write '1' to enable interrupt for event READY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW DOWN			Write '1' to enable interrupt for event DOWN
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW UP			Write '1' to enable interrupt for event UP
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW CROSS			Write '1' to enable interrupt for event CROSS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.11.3.10 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW READY			Write '1' to disable interrupt for event READY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW DOWN			Write '1' to disable interrupt for event DOWN
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW UP			Write '1' to disable interrupt for event UP
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW CROSS			Write '1' to disable interrupt for event CROSS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.11.3.11 RESULT

Address offset: 0x400

Compare result



Bit n	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	R RESULT			Result of last compare. Decision point SAMPLE task.
		Below	0	Input voltage is below the reference threshold (VIN+ < VIN-)
		Above	1	Input voltage is above the reference threshold (VIN+ > VIN-)

# 6.11.3.12 ENABLE

Address offset: 0x500 Enable LPCOMP

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АА
Reset 0x00000000		0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			Description
A RW ENABLE			Enable or disable LPCOMP
	Disabled	0	Disable
	Enabled	1	Enable

# 6.11.3.13 PSEL

Address offset: 0x504

Input pin select

Bit number		31 30 29 28 27 2	26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				ААА	
Reset 0x00000000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID Acce Field					
A RW PSEL				Analog pin select	
	AnalogInput0	0		AINO selected as analog input	
	AnalogInput1	1	AIN1 selected as analog input		
	AnalogInput2	2	AIN2 selected as analog input		
	AnalogInput3	3		AIN3 selected as analog input	
	AnalogInput4	4		AIN4 selected as analog input	
	AnalogInput5	5		AIN5 selected as analog input	
	AnalogInput6	6	AIN6 selected as analog input		
	AnalogInput7	7		AIN7 selected as analog input	

# 6.11.3.14 REFSEL

Address offset: 0x508

Reference select

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		АААА
Reset 0x00000004	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		
A RW REFSEL		Reference select
Ref1_8Vdd	0	VDD * 1/8 selected as reference
Ref2 8Vdd	1	VDD * 2/8 selected as reference





Dia manakan		21 20 20 20 27 26 25 24	122 22 21 20 10 10 17 16 17 14 12 12 11 10 0 0 7 6 7 4 2 2 1 1
Bit number		31 30 29 28 27 26 25 24	<sup>1</sup> 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АААА
Reset 0x00000004		0 0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			Description
	Ref3_8Vdd	2	VDD * 3/8 selected as reference
	Ref4_8Vdd	3	VDD * 4/8 selected as reference
	Ref5_8Vdd	4	VDD * 5/8 selected as reference
	Ref6_8Vdd	5	VDD * 6/8 selected as reference
	Ref7_8Vdd	6	VDD * 7/8 selected as reference
	ARef	7	External analog reference selected
	Ref1_16Vdd	8	VDD * 1/16 selected as reference
	Ref3_16Vdd	9	VDD * 3/16 selected as reference
	Ref5_16Vdd	10	VDD * 5/16 selected as reference
	Ref7_16Vdd	11	VDD * 7/16 selected as reference
	Ref9_16Vdd	12	VDD * 9/16 selected as reference
	Ref11_16Vdd	13	VDD * 11/16 selected as reference
	Ref13_16Vdd	14	VDD * 13/16 selected as reference
	Ref15_16Vdd	15	VDD * 15/16 selected as reference

# 6.11.3.15 EXTREFSEL

Address offset: 0x50C External reference select

Bit	number		31	30	29 2	8 27	7 26	25	24 2	23 2	22 2	21 2	0 19	18	17	16	15	14	13	12 1	111	.0 9	8	7	6	5	4	3	2	1 0
ID																														Α
Res	set 0x00000000		0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW EXTREFSEL								E	xte	erna	al ar	nalo	g re	fer	enc	e s	ele	ct											
		AnalogReference0	0						ι	Jse	All	NO a	ıs ex	cter	nal	an	alo	g re	fere	ence	9									
		AnalogReference1	1						ι	Jse	All	N1 a	ıs ex	cter	nal	an	alo	g re	fere	ence	ē									

# 6.11.3.16 ANADETECT

Address offset: 0x520

Analog detect configuration

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A
Rese	t 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW ANADETECT			Analog detect configuration
		Cross	0	Generate ANADETECT on crossing, both upward crossing
				and downward crossing
		Up	1	Generate ANADETECT on upward crossing only
		Down	2	Generate ANADETECT on downward crossing only

### 6.11.3.17 HYST

Address offset: 0x538

Comparator hysteresis enable

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW HYST			Comparator hysteresis enable
	Disabled	0	Comparator hysteresis disabled
	Enabled	1	Comparator hysteresis enabled

# 6.11.4 Electrical specification

#### 6.11.4.1 LPCOMP Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>LPCANADET</sub>	Time from VIN crossing (>=50 mV above threshold) to		5		μs
	ANADETECT signal generated				
V <sub>INPOFFSET</sub>	Input offset including reference ladder error	-40		40	mV
V <sub>HYST</sub>	Optional hysteresis		35		mV
t <sub>STARTUP</sub>	Startup time for LPCOMP		140		μs

# 6.12 MWU — Memory watch unit

The Memory watch unit (MWU) can be used to generate events when a memory region is accessed by the CPU. The MWU can be configured to trigger events for access to Data RAM and Peripheral memory segments. The MWU allows an application developer to generate memory access events during development for debugging or during production execution for failure detection and recovery.

Listed here are the main features for MWU:

- Six memory regions, four user-configurable and two fixed regions in peripheral address space
- Flexible configuration of regions with START and END addresses
- Generate events on CPU read and/or write to a defined region of Data RAM or peripheral memory address space
- Programmable maskable or non-maskable (NMI) interrupt on events
- Peripheral interfaces can be watched for read and write access using subregions of the two fixed memory regions

Memory region	START address	END address
REGION[03]	Configurable	Configurable
PREGION[0]	0x40000000	0x4001FFFF
PREGION[1]	0x40020000	0x4003FFFF

Table 52: Memory regions

Each MWU region is defined by a start address and an end address, configured by the START and END registers respectively. These addresses are byte aligned and inclusive. The END register value has to be greater or equal to the START register value. Each region is associated with a pair of events that indicate that either a write access or a read access from the CPU has been detected inside the region.

For regions containing subregions (see below), a set of status registers PERREGION[0..1].SUBSTATWA and PERREGION[0..1].SUBSTATRA indicate which subregion(s) caused the EVENT\_PREGION[0..1].WA and EVENT\_PREGION[0..1].RA respectively.

The MWU is only able to detect memory accesses in the Data RAM and Peripheral memory segments from the CPU, see Memory on page 18 for more information about the different memory segments. EasyDMA



accesses are not monitored by the MWU. The MWU requires two HCLK cycles to detect and generate the event.

The peripheral regions, PREGION[0...1], are divided into 32 equally sized subregions, SR[0...31]. All subregions are excluded in the main region by default, and any can be included by specifying them in the SUBS register. When a subregion is excluded from the main region, the memory watch mechanism will not trigger any events when that subregion is accessed.

Subregions in PREGION[0..1] cannot be individually configured for read or write access watch. Watch configuration is only possible for a region as a whole. The PRGNiRA and PRGNiWA (i=0..1) fields in the REGIONEN register control watching read and write access.

REGION[0..3] can be individually enabled for read and/or write access watching through their respective RGNiRA and RGNiWA (i=0..3) fields in the REGIONEN register.

REGIONENSET and REGIONENCLR allow respectively enabling and disabling one or multiple REGIONs or PREGIONs watching in a single write access.

# 6.12.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40020000	MWU	MWU	Memory watch unit	

Table 53: Instances

Register	Offset	Description
EVENTS_REGION[0].WA	0x100	Write access to region 0 detected
EVENTS_REGION[0].RA	0x104	Read access to region 0 detected
EVENTS_REGION[1].WA	0x108	Write access to region 1 detected
EVENTS_REGION[1].RA	0x10C	Read access to region 1 detected
EVENTS_REGION[2].WA	0x110	Write access to region 2 detected
EVENTS_REGION[2].RA	0x114	Read access to region 2 detected
EVENTS_REGION[3].WA	0x118	Write access to region 3 detected
EVENTS_REGION[3].RA	0x11C	Read access to region 3 detected
EVENTS_PREGION[0].WA	0x160	Write access to peripheral region 0 detected
EVENTS_PREGION[0].RA	0x164	Read access to peripheral region 0 detected
EVENTS_PREGION[1].WA	0x168	Write access to peripheral region 1 detected
EVENTS_PREGION[1].RA	0x16C	Read access to peripheral region 1 detected
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
NMIEN	0x320	Enable or disable interrupt
NMIENSET	0x324	Enable interrupt
NMIENCLR	0x328	Disable interrupt
PERREGION[0].SUBSTATWA	0x400	Source of event/interrupt in region 0, write access detected while corresponding subregion
		was enabled for watching
PERREGION[0].SUBSTATRA	0x404	Source of event/interrupt in region 0, read access detected while corresponding subregion was
		enabled for watching
PERREGION[1].SUBSTATWA	0x408	Source of event/interrupt in region 1, write access detected while corresponding subregion
		was enabled for watching
PERREGION[1].SUBSTATRA	0x40C	Source of event/interrupt in region 1, read access detected while corresponding subregion was
		enabled for watching
REGIONEN	0x510	Enable/disable regions watch
REGIONENSET	0x514	Enable regions watch
REGIONENCLR	0x518	Disable regions watch




Register	Offset	Description
REGION[0].START	0x600	Start address for region 0
REGION[0].END	0x604	End address of region 0
REGION[1].START	0x610	Start address for region 1
REGION[1].END	0x614	End address of region 1
REGION[2].START	0x620	Start address for region 2
REGION[2].END	0x624	End address of region 2
REGION[3].START	0x630	Start address for region 3
REGION[3].END	0x634	End address of region 3
PREGION[0].START	0x6C0	Reserved for future use
PREGION[0].END	0x6C4	Reserved for future use
PREGION[0].SUBS	0x6C8	Subregions of region 0
PREGION[1].START	0x6D0	Reserved for future use
PREGION[1].END	0x6D4	Reserved for future use
PREGION[1].SUBS	0x6D8	Subregions of region 1

Table 54: Register overview


# 6.12.1.1 EVENTS\_REGION[n].WA (n=0..3)

Address offset:  $0x100 + (n \times 0x8)$ Write access to region n detected



## 6.12.1.2 EVENTS\_REGION[n].RA (n=0..3)

Address offset:  $0x104 + (n \times 0x8)$ Read access to region n detected



# 6.12.1.3 EVENTS\_PREGION[n].WA (n=0..1)

Address offset:  $0x160 + (n \times 0x8)$ 

Write access to peripheral region n detected



Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW WA		Write access to peripheral region n detected
NotGenerated	0	Event not generated
Generated	1	Event generated

# 6.12.1.4 EVENTS\_PREGION[n].RA (n=0..1)

Address offset:  $0x164 + (n \times 0x8)$ 

Read access to peripheral region n detected

Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW RA			Read access to peripheral region n detected
	NotGenerated	0	Event not generated
	Generated	1	Event generated

## 6.12.1.5 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit r	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L K J	I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW REGIONOWA			Enable or disable interrupt for event REGIONOWA
		Disabled	0	Disable
		Enabled	1	Enable
В	RW REGIONORA			Enable or disable interrupt for event REGIONORA
		Disabled	0	Disable
		Enabled	1	Enable
С	RW REGION1WA			Enable or disable interrupt for event REGION1WA
		Disabled	0	Disable
		Enabled	1	Enable
D	RW REGION1RA			Enable or disable interrupt for event REGION1RA
		Disabled	0	Disable
		Enabled	1	Enable
Е	RW REGION2WA			Enable or disable interrupt for event REGION2WA
		Disabled	0	Disable
		Enabled	1	Enable
F	RW REGION2RA			Enable or disable interrupt for event REGION2RA
		Disabled	0	Disable
		Enabled	1	Enable
G	RW REGION3WA			Enable or disable interrupt for event REGION3WA
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW REGION3RA			Enable or disable interrupt for event REGION3RA
		Disabled	0	Disable



Dit n	number		21 20 20 20 27 26 25 2	
	lumber			
ID			L K J	I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		Enabled	1	Enable
I	RW PREGIONOWA			Enable or disable interrupt for event PREGIONOWA
		Disabled	0	Disable
		Enabled	1	Enable
J	RW PREGIONORA			Enable or disable interrupt for event PREGIONORA
		Disabled	0	Disable
		Enabled	1	Enable
K	RW PREGION1WA			Enable or disable interrupt for event PREGION1WA
		Disabled	0	Disable
		Enabled	1	Enable
L	RW PREGION1RA			Enable or disable interrupt for event PREGION1RA
		Disabled	0	Disable
		Enabled	1	Enable

# **6.12.1.6 INTENSET**

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29	9 28 2	7 26 2	25 24	1 23	3 22 2	21 20	0 19	18 1	7 16	5 15	5 14	13	12	11 1	0 9	8	7	6	5	4 3	3 2	1	0
ID				ı	L K	JΙ														Н	G	F	Еι	) C	В	Α
Rese	et 0x00000000		0 0 0	0 0	0 0	0 0	0	0 (	0 0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0 (	0	0	0
ID																										
Α	RW REGIONOWA						W	/rite ':	1' to	ena	ble	inte	rrup	ot fo	or e	ver	nt RE	GIO	NOV	VΑ						Π
		Set	1				En	nable																		
		Disabled	0				Re	ead: [	Disal	bled																
		Enabled	1				Re	ead: E	Enab	oled																
В	RW REGIONORA						W	/rite ':	1' to	ena	ble	inte	rrup	ot fo	or e	ver	nt RE	GIO	NOF	RA						
		Set	1				En	nable																		
		Disabled	0				Re	ead: D	Disal	bled																
		Enabled	1				Re	ead: E	Enab	oled																
С	RW REGION1WA						W	/rite ':	1' to	ena	ble	inte	rrup	ot fo	or e	ver	nt RE	GIO	N1V	VΑ						
		Set	1				En	nable																		
		Disabled	0				Re	ead: [	Disal	bled																
		Enabled	1				Re	ead: E	Enab	oled																
D	RW REGION1RA						W	/rite ':	1' to	ena	ble	inte	rrup	ot fo	or e	ver	nt RE	GIO	N1F	RA						
		Set	1				En	nable																		
		Disabled	0				Re	ead: C	Disal	bled																
		Enabled	1				Re	ead: E	Enab	oled																
E	RW REGION2WA						W	/rite ':	1' to	ena	ble	inte	rrup	ot fo	or e	ver	nt RE	GIO	N2V	VΑ						
		Set	1				En	nable																		
		Disabled	0				Re	ead: [	Disal	bled																
		Enabled	1				Re	ead: E	Enab	oled																
F	RW REGION2RA						W	/rite ':	1' to	ena	ble	inte	rrup	ot fo	or e	ver	nt RE	GIO	N2F	RA						
		Set	1				En	nable																		
		Disabled	0				Re	ead: [	Disal	bled																
		Enabled	1				Re	ead: E	Enab	oled																
G	RW REGION3WA						W	/rite ':	1' to	ena	ble	inte	rru	ot fo	or e	ver	nt RE	GIO	N3V	VΑ						
		Set	1				En	nable																		





Bit r	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L K J I	I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW REGION3RA			Write '1' to enable interrupt for event REGION3RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW PREGIONOWA			Write '1' to enable interrupt for event PREGIONOWA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW PREGIONORA			Write '1' to enable interrupt for event PREGIONORA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW PREGION1WA			Write '1' to enable interrupt for event PREGION1WA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW PREGION1RA			Write '1' to enable interrupt for event PREGION1RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.12.1.7 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31	30 2	29 2	28 2	7 2	6 25	5 24	1 23 2	22 2:	1 20	19	18 :	17 1	16 1	L5 1	4 1	3 12	11	10	9	8	7 (	5 5	4	3	2	1	0
ID						ı	_ k	<b>(</b> J	-1															Н	3 F	Е	D	С	В	Α
Rese	t 0x00000000		0	0	0	0 (	) (	0	0	0	0 0	0	0	0	0	0	0 (	0	0	0	0	0	0	0 (	) (	0	0	0	0	0
ID																														
Α	RW REGIONOWA									Wri	ite '1	' to	disa	ble	int	err	upt	for	eve	nt F	EGI	ON	0W	Ά						
		Clear	1							Disa	able																			
		Disabled	0							Rea	d: D	isab	oled																	
		Enabled	1							Rea	id: E	nab	led																	
В	RW REGIONORA									Wri	ite '1	' to	disa	ble	int	err	upt	for	eve	nt F	EGI	ON	OR/	A						
		Clear	1							Disa	able																			
		Disabled	0 Read: Disabled																											
		Enabled	1							Rea	d: E	nab	led																	
С	RW REGION1WA									Wri	ite '1	' to	disa	ble	int	err	upt	for	eve	nt F	EGI	ON	1W	Ά						
		Clear	1							Disa	able																			
		Disabled	0							Rea	d: D	isab	oled																	
		Enabled	1							Rea	d: E	nab	led																	
D	RW REGION1RA									Wri	ite '1	' to	disa	ble	int	err	upt	for	eve	nt F	EGI	ON	1R/	4						
		Clear	1							Disa	able																			
		Disabled	0							Rea	d: D	isab	oled																	
		Enabled	1							Rea	d: E	nab	led																	
E	RW REGION2WA									Wri	ite '1	' to	disa	ble	int	err	upt	for	eve	nt F	EGI	ON	2W	Ά						



	umber			4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			LKJI	HGFEDCBA
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Acce Field	Value ID	Value	Description
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW REGION2RA			Write '1' to disable interrupt for event REGION2RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW REGION3WA			Write '1' to disable interrupt for event REGION3WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW REGION3RA			Write '1' to disable interrupt for event REGION3RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
ı	RW PREGIONOWA			Write '1' to disable interrupt for event PREGIONOWA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW PREGIONORA			Write '1' to disable interrupt for event PREGIONORA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW PREGION1WA			Write '1' to disable interrupt for event PREGION1WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW PREGION1RA			Write '1' to disable interrupt for event PREGION1RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.12.1.8 NMIEN

Address offset: 0x320

Enable or disable interrupt

Bit n	umber		31 30 29 28 27	26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L	K J I	I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW REGIONOWA				Enable or disable interrupt for event REGIONOWA
		Disabled	0		Disable
		Enabled	1		Enable
В	RW REGIONORA				Enable or disable interrupt for event REGIONORA
		Disabled	0		Disable
		Enabled	1		Enable
С	RW REGION1WA				Enable or disable interrupt for event REGION1WA
		Disabled	0		Disable





Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L K J I	H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		Enabled	1	Enable
D	RW REGION1RA			Enable or disable interrupt for event REGION1RA
		Disabled	0	Disable
		Enabled	1	Enable
E	RW REGION2WA			Enable or disable interrupt for event REGION2WA
		Disabled	0	Disable
		Enabled	1	Enable
F	RW REGION2RA			Enable or disable interrupt for event REGION2RA
		Disabled	0	Disable
		Enabled	1	Enable
G	RW REGION3WA			Enable or disable interrupt for event REGION3WA
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW REGION3RA			Enable or disable interrupt for event REGION3RA
		Disabled	0	Disable
		Enabled	1	Enable
1	RW PREGIONOWA			Enable or disable interrupt for event PREGIONOWA
		Disabled	0	Disable
		Enabled	1	Enable
J	RW PREGIONORA			Enable or disable interrupt for event PREGIONORA
		Disabled	0	Disable
		Enabled	1	Enable
K	RW PREGION1WA			Enable or disable interrupt for event PREGION1WA
		Disabled	0	Disable
		Enabled	1	Enable
L	RW PREGION1RA			Enable or disable interrupt for event PREGION1RA
		Disabled	0	Disable
		Enabled	1	Enable

# **6.12.1.9 NMIENSET**

Address offset: 0x324

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L K J I	H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW REGIONOWA			Write '1' to enable interrupt for event REGIONOWA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW REGIONORA			Write '1' to enable interrupt for event REGIONORA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW REGION1WA			Write '1' to enable interrupt for event REGION1WA
		Set	1	Enable
		Disabled	0	Read: Disabled



Bit nı	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID			L K	J I H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Enabled	1	Read: Enabled
D	RW REGION1RA			Write '1' to enable interrupt for event REGION1RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW REGION2WA			Write '1' to enable interrupt for event REGION2WA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW REGION2RA			Write '1' to enable interrupt for event REGION2RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW REGION3WA			Write '1' to enable interrupt for event REGION3WA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW REGION3RA			Write '1' to enable interrupt for event REGION3RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW PREGIONOWA			Write '1' to enable interrupt for event PREGIONOWA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW PREGIONORA			Write '1' to enable interrupt for event PREGIONORA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW PREGION1WA			Write '1' to enable interrupt for event PREGION1WA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW PREGION1RA			Write '1' to enable interrupt for event PREGION1RA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled		Read: Enabled

# 6.12.1.10 NMIENCLR

Address offset: 0x328
Disable interrupt

		Clear	1	Disable
Α	RW REGIONOWA			Write '1' to disable interrupt for event REGIONOWA
ID				
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			L K	J I H G F E D C B A
Bit n	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0




Bit r	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L K	J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW REGIONORA			Write '1' to disable interrupt for event REGIONORA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW REGION1WA			Write '1' to disable interrupt for event REGION1WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW REGION1RA			Write '1' to disable interrupt for event REGION1RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW REGION2WA			Write '1' to disable interrupt for event REGION2WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW REGION2RA			Write '1' to disable interrupt for event REGION2RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW REGION3WA			Write '1' to disable interrupt for event REGION3WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW REGION3RA			Write '1' to disable interrupt for event REGION3RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
ı	RW PREGIONOWA			Write '1' to disable interrupt for event PREGIONOWA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW PREGIONORA			Write '1' to disable interrupt for event PREGIONORA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW PREGION1WA			Write '1' to disable interrupt for event PREGION1WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW PREGION1RA			Write '1' to disable interrupt for event PREGION1RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.12.1.11 PERREGION[n].SUBSTATWA (n=0..1)

Address offset:  $0x400 + (n \times 0x8)$ 



Source of event/interrupt in region n, write access detected while corresponding subregion was enabled for watching



# 6.12.1.12 PERREGION[n].SUBSTATRA (n=0..1)

Address offset:  $0x404 + (n \times 0x8)$ 

Source of event/interrupt in region n, read access detected while corresponding subregion was enabled for watching

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Value Description
A-f	RW SR[i] (i=031)		Subregion i in region n (write '1' to clear)
		NoAccess	0 No read access occurred in this subregion
		Access	1 Read access(es) occurred in this subregion

#### 6.12.1.13 REGIONEN

Address offset: 0x510

Enable/disable regions watch

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L K J I	HGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW RGN0WA			Enable/disable write access watch in region[0]
		Disable	0	Disable write access watch in this region
		Enable	1	Enable write access watch in this region
В	RW RGNORA			Enable/disable read access watch in region[0]
		Disable	0	Disable read access watch in this region
		Enable	1	Enable read access watch in this region
С	RW RGN1WA			Enable/disable write access watch in region[1]
		Disable	0	Disable write access watch in this region
		Enable	1	Enable write access watch in this region
D	RW RGN1RA			Enable/disable read access watch in region[1]
		Disable	0	Disable read access watch in this region
		Enable	1	Enable read access watch in this region
E	RW RGN2WA			Enable/disable write access watch in region[2]
		Disable	0	Disable write access watch in this region
		Enable	1	Enable write access watch in this region
F	RW RGN2RA			Enable/disable read access watch in region[2]
		Disable	0	Disable read access watch in this region
		Enable	1	Enable read access watch in this region



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L K J I	H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
G	RW RGN3WA			Enable/disable write access watch in region[3]
		Disable	0	Disable write access watch in this region
		Enable	1	Enable write access watch in this region
Н	RW RGN3RA			Enable/disable read access watch in region[3]
		Disable	0	Disable read access watch in this region
		Enable	1	Enable read access watch in this region
1	RW PRGN0WA			Enable/disable write access watch in PREGION[0]
		Disable	0	Disable write access watch in this PREGION
		Enable	1	Enable write access watch in this PREGION
J	RW PRGNORA			Enable/disable read access watch in PREGION[0]
		Disable	0	Disable read access watch in this PREGION
		Enable	1	Enable read access watch in this PREGION
K	RW PRGN1WA			Enable/disable write access watch in PREGION[1]
		Disable	0	Disable write access watch in this PREGION
		Enable	1	Enable write access watch in this PREGION
L	RW PRGN1RA			Enable/disable read access watch in PREGION[1]
		Disable	0	Disable read access watch in this PREGION
		Enable	1	Enable read access watch in this PREGION

# **6.12.1.14 REGIONENSET**

Address offset: 0x514 Enable regions watch

Bit r	number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			LK	J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
Α	RW RGN0WA			Enable write access watch in region[0]
		Set	1	Enable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
В	RW RGNORA			Enable read access watch in region[0]
		Set	1	Enable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
С	RW RGN1WA			Enable write access watch in region[1]
		Set	1	Enable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
D	RW RGN1RA			Enable read access watch in region[1]
		Set	1	Enable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
Е	RW RGN2WA			Enable write access watch in region[2]
		Set	1	Enable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
F	RW RGN2RA			Enable read access watch in region[2]



Bit r	number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				K J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Acce Field	Value ID		
-		Set	1	Enable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
G	RW RGN3WA			Enable write access watch in region[3]
		Set	1	Enable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
Н	RW RGN3RA			Enable read access watch in region[3]
		Set	1	Enable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
ı	RW PRGNOWA			Enable write access watch in PREGION[0]
		Set	1	Enable write access watch in this PREGION
		Disabled	0	Write access watch in this PREGION is disabled
		Enabled	1	Write access watch in this PREGION is enabled
J	RW PRGNORA			Enable read access watch in PREGION[0]
		Set	1	Enable read access watch in this PREGION
		Disabled	0	Read access watch in this PREGION is disabled
		Enabled	1	Read access watch in this PREGION is enabled
K	RW PRGN1WA			Enable write access watch in PREGION[1]
		Set	1	Enable write access watch in this PREGION
		Disabled	0	Write access watch in this PREGION is disabled
		Enabled	1	Write access watch in this PREGION is enabled
L	RW PRGN1RA			Enable read access watch in PREGION[1]
		Set	1	Enable read access watch in this PREGION
		Disabled	0	Read access watch in this PREGION is disabled
		Enabled	1	Read access watch in this PREGION is enabled

# 6.12.1.15 REGIONENCLR

Address offset: 0x518

Disable regions watch

Bit r	umber		31 30 29 28 27 2	26 25 2	$24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
ID			L	K J I	I HGFEDCBA
Res	et 0x00000000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW RGN0WA				Disable write access watch in region[0]
		Clear	1		Disable write access watch in this region
		Disabled	0		Write access watch in this region is disabled
		Enabled	1		Write access watch in this region is enabled
В	RW RGNORA				Disable read access watch in region[0]
		Clear	1		Disable read access watch in this region
		Disabled	0		Read access watch in this region is disabled
		Enabled	1		Read access watch in this region is enabled
С	RW RGN1WA				Disable write access watch in region[1]
		Clear	1		Disable write access watch in this region
		Disabled	0		Write access watch in this region is disabled
		Enabled	1		Write access watch in this region is enabled



Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID			L K	J I H G F E D C B ,
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
D	RW RGN1RA			Disable read access watch in region[1]
		Clear	1	Disable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
E	RW RGN2WA			Disable write access watch in region[2]
		Clear	1	Disable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
F	RW RGN2RA			Disable read access watch in region[2]
		Clear	1	Disable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
G	RW RGN3WA			Disable write access watch in region[3]
		Clear	1	Disable write access watch in this region
		Disabled	0	Write access watch in this region is disabled
		Enabled	1	Write access watch in this region is enabled
Н	RW RGN3RA			Disable read access watch in region[3]
		Clear	1	Disable read access watch in this region
		Disabled	0	Read access watch in this region is disabled
		Enabled	1	Read access watch in this region is enabled
I	RW PRGNOWA			Disable write access watch in PREGION[0]
		Clear	1	Disable write access watch in this PREGION
		Disabled	0	Write access watch in this PREGION is disabled
		Enabled	1	Write access watch in this PREGION is enabled
J	RW PRGNORA			Disable read access watch in PREGION[0]
		Clear	1	Disable read access watch in this PREGION
		Disabled	0	Read access watch in this PREGION is disabled
		Enabled	1	Read access watch in this PREGION is enabled
K	RW PRGN1WA			Disable write access watch in PREGION[1]
		Clear	1	Disable write access watch in this PREGION
		Disabled	0	Write access watch in this PREGION is disabled
		Enabled	1	Write access watch in this PREGION is enabled
L	RW PRGN1RA			Disable read access watch in PREGION[1]
		Clear	1	Disable read access watch in this PREGION
		Disabled	0	Read access watch in this PREGION is disabled
		Enabled	1	Read access watch in this PREGION is enabled

# 6.12.1.16 REGION[n].START (n=0..3)

Address offset:  $0x600 + (n \times 0x10)$ 

Start address for region n


A	RW START	Start address for region	
ID			
Res	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A	A A A A A
Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0



## 6.12.1.17 REGION[n].END (n=0..3)

Address offset:  $0x604 + (n \times 0x10)$ 

End address of region n



# 6.12.1.18 PREGION[n].START (n=0..1)

Address offset:  $0x6C0 + (n \times 0x10)$ 

Reserved for future use

A F	R START	Reserved for future use
ID A		
Reset 0	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit num	nber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

# 6.12.1.19 PREGION[n].END (n=0..1)

Address offset:  $0x6C4 + (n \times 0x10)$ 

Reserved for future use

A R END	Reserved for future use
ID Acce Field	Value Description
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

## 6.12.1.20 PREGION[n].SUBS (n=0..1)

Address offset:  $0x6C8 + (n \times 0x10)$ 

Subregions of region n

Bit ni	umber		31	. 30	29	28	27	26	25	24	23	22	21	20	19	18	17 :	16	15 :	14 1	13 1	12 1	1 1	9	8	7	6	5	4	3	2	1 0
ID			f	е	d	С	b	а	Z	Υ	Χ	W	٧	U	Т	S	R	Q	Р	0	N I	M	L k	J	-1	Н	G	F	Ε	D	С	ВА
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
ID																																
A-f	RW SR[i] (i=031)										Inc	lud	le o	r e	xclu	ıde	suk	re	gior	nii	n re	egic	n									
		Exclude	0								Exc	cluc	de																			
		Include	1								Inc	lud	le																			

# 6.13 NFCT — Near field communication tag

The NFCT peripheral is an implementation of an NFC Forum compliant listening device NFC-A.



With appropriate software, the NFCT peripheral can be used as the listening device NFC-A as specified by the NFC Forum.

Listed here are the main features for the NFCT peripheral:

- NFC-A listen mode operation
  - 13.56 MHz input frequency
  - Bit rate 106 kbps
- Wake-on-field low power field detection (SENSE) mode
- Frame assemble and disassemble for the NFC-A frames specified by the NFC Forum
- Programmable frame timing controller
- Integrated automatic collision resolution, cyclic redundancy check (CRC), and parity functions




Figure 58: NFCT block diagram

#### 6.13.1 Overview

The NFCT peripheral contains a 13.56 MHz AM receiver and a 13.56 MHz load modulator with 106 kbps data rate as defined by the NFC Forum.






Figure 59: NFCT overview

When transmitting, the frame data will be transferred directly from RAM and transmitted with configurable frame type and delay timing. The system will be notified by an event whenever a complete frame is received or sent. The received frames will be automatically disassembled and the data part of the frame transferred to RAM.

The NFCT peripheral also supports the collision detection and resolution ("anticollision") as defined by the NFC Forum.

Wake-on-field is supported in SENSE mode while the device is either in System OFF or System ON mode. When the antenna enters an NFC field, an event will be triggered notifying the system to activate the NFCT functionality for incoming frames. In System ON, if the energy detected at the antenna increases beyond a threshold value, the module will generate a FIELDDETECTED event. When the strength of the field no longer supports NFC communication, the module will generate a FIELDLOST event. For the Low Power Field Detect threshold values, refer to NFCT Electrical Specification on page 223.

In System OFF, the NFCT Low Power Field Detect function can wake the system up through a reset. See RESETREAS on page 72 for more information on how to detect a wakeup from NFCT.

If the system is put into System OFF mode while a field is already present, the NFCT Low Power Field Detect function will wake the system up right away and generate a reset.

**Important:** As a consequence of a reset, NFCT is disabled, and therefore the reset handler will have to activate NFCT again and set it up properly.

The HFXO must be running before the NFCT peripheral goes into ACTIVATED state. Note that the NFCT peripheral calibration is automatically done on ACTIVATE task. The HFXO can be turned off when the NFCT peripheral goes into SENSE mode. The shortcut FIELDDETECTED\_ACTIVATE can be used when the HFXO is already running while in SENSE mode.

Outgoing data will be collected from RAM with the EasyDMA function and assembled according to the TXD.FRAMECONFIG on page 218 register. Incoming data will be disassembled according to the RXD.FRAMECONFIG register and the data section in the frame will be written to RAM via the EasyDMA function.



The NFCT peripheral includes a frame timing controller that can be used to accurately control the interframe delay between the incoming frame and a corresponding outgoing frame. It also includes optional CRC functionality.

## 6.13.2 Operating states

Tasks and events are used to control the operating state of the peripheral. The module can change state by triggering a task, or when specific operations are finalized. Events and tasks allow software to keep track of and change the current state.

See NFCT block diagram on page 194 and NFCT state diagram, automatic collision resolution enabled on page 196 for more information. See NFC Forum, NFC Activity Technical Specification for description on NFCT operating states.




Figure 60: NFCT state diagram, automatic collision resolution enabled




Figure 61: NFCT state diagram, automatic collision resolution disabled



#### Important:

- FIELDLOST event is not generated in SENSE mode.
- Sending SENSE task while field is still present does not generate FIELDDETECTED event.
- If the FIELDDETECTED event is cleared before sending the ACTIVATE task, then the FIELDDETECTED event shows up again after sending the ACTIVATE task. The shortcut FIELDDETECTED\_ACTIVATE can be used to avoid this condition.

# 6.13.3 Pin configuration

NFCT uses two pins to connect the antenna and these pins are shared with GPIOs.

The PROTECT field in the NFCPINS register in UICR defines the usage of these pins and their protection level against excessive voltages. The content of the NFCPINS register is reloaded at every reset. See Pin assignments on page 556 for the pins used by the NFCT peripheral.

When NFCPINS.PROTECT=NFC, a protection circuit will be enabled on the dedicated pins, preventing the chip from being damaged in the presence of a strong NFC field. The protection circuit will short the two pins together if voltage difference exceeds approximately 2V. The GPIO function on those pins will also be disabled.

When NFCPINS.PROTECT=Disabled, the device will not be protected against strong NFC field damages caught by a connected NFCT antenna, and the NFCT peripheral will not operate as expected, as it will never leave the DISABLE state.

The pins dedicated to the NFCT antenna function will have some limitation when the pins are configured for normal GPIO operation. The pin capacitance will be higher on those (refer to C<sub>PAD\_NFC</sub> in the Electrical Specification of GPIO — General purpose input/output on page 137), and some increased leakage current between the two pins is to be expected if they are used in GPIO mode, and are driven to different logical values. To save power, the two pins should always be set to the same logical value whenever entering one of the device power saving modes. For details, refer to I<sub>NFC\_LEAK</sub> in the Electrical Specification of GPIO — General purpose input/output on page 137.

# 6.13.4 EasyDMA

The NFCT peripheral implements EasyDMA for reading and writing of data packets from and to the Data RAM.

The NFCT EasyDMA utilizes a pointer called PACKETPTR on page 218 for receiving and transmitting packets.

The NFCT peripheral uses EasyDMA to read or write RAM, but not both at the same time. The event RXFRAMESTART indicates that the EasyDMA has started writing to the RAM for a receive frame and the event RXFRAMEND indicates that the EasyDMA has completed writing to the RAM. Similarly, the event TXFRAMESTART indicates that the EasyDMA has started reading from the RAM for a transmit frame and the event TXFRAMEND indicates that the EasyDMA has completed reading from the RAM. If a transmit and a receive operation is issued at the same time, the transmit operation would be prioritized.

Starting a transmit operation while the EasyDMA is writing a receive frame to the RAM will result in unpredictable behavior. Starting an EasyDMA operation when there is an ongoing EasyDMA operation may result in unpredictable behavior. It is recommended to wait for the TXFRAMEEND or RXFRAMEEND event for the ongoing transmit or receive before starting a new receive or transmit operation.

The MAXLEN on page 218 register determines the maximum number of bytes that can be read from or written to the RAM. This feature can be used to ensure that the NFCT peripheral does not overwrite, or read beyond, the RAM assigned to a packet. Note that if the RXD.AMOUNT or TXD.AMOUNT register indicates longer data packets than set in MAXLEN, the frames sent to or received from the physical layer



will be incomplete. In that situation, in RX, the OVERRUN bit in the FRAMESTATUS.RX register will be set and an RXERROR event will be triggered.

**Important:** The RXD.AMOUNT and TXD.AMOUNT define a frame length in bytes and bits excluding start of frame (SoF), end of frame (EoF), and parity, but including CRC for RXD.AMOUNT only. Make sure to take potential additional bits into account when setting MAXLEN.

Only sending task ENABLERXDATA ensures that a new value in PACKETPTR pointing to the RX buffer in Data RAM is taken into account.

If PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a hard fault or RAM corruption. For more information about the different memory regions, see Chapter Memory on page 18.

The NFCT peripherals normally do alternative receive and transmit frames. Therefore, to prepare for the next frame, the PACKETPTR, MAXLEN, TXD.FRAMECONFIG and TXD.AMOUNT can be updated while the receive is in progress, and, similarly, the PACKETPTR, MAXLEN and RXD.FRAMECONFIG can be updated while the transmit is in progress. They can be updated and prepared for the next NFC frame immediately after the STARTED event of the current frame has been received. Updating the TXD.FRAMECONFIG and TXD.AMOUNT during the current transmit frame or updating RXD.FRAMECONFIG during current receive frame may cause unpredictable behaviour.

In accordance with *NFC Forum, NFC Digital Protocol Technical Specification*, the least significant bit (LSB) from the least significant byte (LSByte) is sent on air first. The bytes are stored in increasing order, starting at the lowest address in the EasyDMA buffer in RAM.

# 6.13.5 Frame assembler

The NFCT peripheral implements a frame assembler in hardware.

When the NFCT peripheral is in the ACTIVE\_A state, the software can decide to enter RX or TX mode. For RX, see Frame disassembler on page 199. For TX, the software must indicate the address of the source buffer in Data RAM and its size through programming the PACKETPTR and MAXLEN registers respectively, then issuing a STARTTX task.

MAXLEN must be set so that it matches the size of the frame to be sent.

The STARTED event indicates that the PACKETPTR and MAXLEN registers have been captured by the frame assembler EasyDMA.

When asserting the STARTTX task, the frame assembler module will start reading TXD.AMOUNT.TXDATABYTES bytes (plus one additional byte if TXD.AMOUNT.TXDATABITS > 0) from the RAM position set by the PACKETPTR.

The NFCT peripheral transmits the data as read from RAM, adding framing and the CRC calculated on the fly if set in TXD.FRAMECONFIG. The NFCT peripheral will take (8\*TXD.AMOUNT.TXDATABYTES + TXD.AMOUNT.TXDATABITS) bits and assemble a frame according to the settings in TXD.FRAMECONFIG. Both short frames, standard frames, and bit-oriented SDD frames as specified in the NFC Forum, NFC Digital Protocol Technical Specification can be assembled by the correct setting of the TXD.FRAMECONFIG register.

The bytes will be transmitted on air in the same order as they are read from RAM with a rising bit order within each byte, least significant bit (LSB) first. That is, b0 will be transmitted on air before b1, and so on. The bits read from RAM will be coded into symbols as defined in the NFC Forum, NFC Digital Protocol Technical Specification.



**Important:** Some NFC Forum documents, such as *NFC Forum, NFC Digital Protocol Technical Specification*, define bit numbering in a byte from b1 (LSB) to b8 (most significant bit (MSB)), while most other technical documents from the NFC Forum, and also the Nordic Semiconductor documentation, traditionally number them from b0 to b7. The present document uses the b0–b7 numbering scheme. Be aware of this when comparing the *NFC Forum, NFC Digital Protocol Technical Specification* to others.

The frame assembler can be configured in TXD.FRAMECONFIG to add SoF symbol, calculate and add parity bits, and calculate and add CRC to the data read from RAM when assembling the frame. The total frame will then be longer than what is defined by TXD.AMOUNT.TXDATABYTES. TXDATABITS. DISCARDMODE will select if the first bits in the first byte read from RAM or the last bits in the last byte read from RAM will be discarded if TXD.AMOUNT.TXDATABITS are not equal to zero. Note that if TXD.FRAMECONFIG.PARITY = Parity and TXD.FRAMECONFIG.DISCARDMODE=DiscardStart, a parity bit will be included after the non-complete first byte. No parity will be added after a non-complete last byte.

The frame assemble operation is illustrated in Frame assemble illustration on page 199 for different settings in TXD.FRAMECONFIG. All shaded bit fields are added by the frame assembler. Some of these bits are optional and appearances are configured in TXD.FRAMECONFIG. Note that the frames illustrated do not necessarily comply with the NFC specification. The figure is only to illustrate the behavior of the NFCT peripheral.




Figure 62: Frame assemble illustration

The accurate timing for transmitting the frame on air is set using the frame timing controller settings.

#### 6.13.6 Frame disassembler

The NFCT peripheral implements a frame disassembler in hardware.

When the NFCT peripheral is in the ACTIVE\_A state, the software can decide to enter RX or TX mode. For TX, see Frame assembler on page 198. For RX, the software must indicate the address and size of the destination buffer in Data RAM through programming the PACKETPTR and MAXLEN registers before issuing an ENABLERXDATA task.

The STARTED event indicates that the PACKETPTR and MAXLEN registers have been captured by the frame disassembler EasyDMA.

When an incoming frame starts, the RXFRAMESTART event will get issued and data will be written to the buffer in Data RAM. The frame disassembler will verify and remove any parity bits, start of frame (SoF) and

NORDIC SEMICONDUCTOR

end of frame (EoF) symbols on the fly based on RXD.FRAMECONFIG register configuration. It will, however, verify and transfer the CRC bytes into RAM, if the CRC is enabled through RXD.FRAMECONFIG.

When an EoF symbol is detected, the NFCT peripheral will assert the RXFRAMEEND event and write the RXD.AMOUNT register to indicate numbers of received bytes and bits in the data packet. The module does not interpret the content of the data received from the remote NFC device, except for SoF, EoF, parity, and CRC checking, as described above. The frame disassemble operation is illustrated below.




Figure 63: Frame disassemble illustration

Per NFC specification, the time between EoF to the next SoF can be as short as  $86 \mu s$ , and thefore care must be taken that PACKETPTR and MAXLEN are ready and ENABLERXDATA is issued on time after the end of previous frame. The use of a PPI shortcut from TXFRAMEEND to ENABLERXDATA is recommended.

# 6.13.7 Frame timing controller

The NFCT peripheral includes a frame timing controller that continuously keeps track of the number of the 13.56 MHz RF carrier clock periods since the end of the EoF of the last received frame.

The NFCT peripheral can be programmed to send a responding frame within a time window or at an exact count of RF carrier periods. In case of FRAMEDELAYMODE = Window, a STARTTX task triggered before the frame timing controller counter is equal to FRAMEDELAYMIN will force the transmission to halt until the counter is equal to FRAMEDELAYMIN. If the counter is within FRAMEDELAYMIN and FRAMEDELAYMAX when the STARTTX task is triggered, the NFCT peripheral will start the transmission straight away. In case of FRAMEDELAYMODE = ExactVal, a STARTTX task triggered before the frame delay counter is equal to FRAMEDELAYMAX will halt the actual transmission start until the counter is equal to FRAMEDELAYMAX.

In case of FRAMEDELAYMODE = WindowGrid, the behaviour is similar to the FRAMEDELAYMODE = Window, but the actual transmission between FRAMEDELAYMIN and FRAMEDELAYMAX starts on a bit grid as defined for NFC-A Listen frames (slot duration of 128 RF carrier periods).

An ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS) will be asserted if the frame timing controller counter reaches FRAMEDELAYMAX without any STARTTX task triggered. This may happen even when the response is not required as per *NFC Forum, NFC Digital Protocol Technical Specification*. Any commands handled by the automatic collision resolution that don't involve a response being generated may also result in an ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS). The FRAMEDELAYMIN and FRAMEDELAYMAX values shall only be updated before the STARTTX task is triggered. Failing to do so may cause unpredictable behaviour.



The frame timing controller operation is illustrated in Frame timing controller (FRAMEDELAYMODE=Window) on page 201. The frame timing controller automatically adjusts the frame timing counter based on the last received data bit according to NFC-A technology in the NFC Forum, NFC Digital Protocol Technical Specification.




Figure 64: Frame timing controller (FRAMEDELAYMODE=Window)

#### 6.13.8 Collision resolution

The NFCT peripheral implements an automatic collision resolution function as defined by the NFC Forum.

Automatic collision resolution is enabled by default, and it is recommended that the feature is used since it is power efficient and reduces the complexity of software handling the collision resolution sequence. This feature can be disabled through the MODE field in the AUTOCOLRESCONFIG register. When the automatic collision resolution is disabled, all commands will be sent over EasyDMA as defined in frame disassembler.

The SENSRES and SELRES registers need to be programmed upfront in order for the collision resolution to behave correctly. Depending on the NFCIDSIZE field in SENSRES, the following registers also need to be programmed upfront:

- NFCID1 LAST if NFCID1SIZE=NFCID1Single (ID = 4 bytes);
- NFCID1 2ND LAST and NFCID1 LAST if NFCID1SIZE=NFCID1Double (ID = 7 bytes);
- NFCID1\_3RD\_LAST, NFCID1\_2ND\_LAST and NFCID1\_LAST if NFCID1SIZE=NFCID1Triple (ID = 10 bytes);

A pre-defined set of registers, NFC.TAGHEADER0..3, containing a valid NFCID1 value, is available in FICR and can be used by software to populate the NFCID1\_3RD\_LAST, NFCID1\_2ND\_LAST, and NFCID1\_LAST registers.

NFCID1 byte allocation (top sent first on air) on page 202 explains the position of the ID bytes in NFCID1\_3RD\_LAST, NFCID1\_2ND\_LAST, and NFCID1\_LAST, depending on the ID size, and as compared to the definition used in the *NFC Forum*, *NFC Digital Protocol Technical Specification*.



	ID = 4 bytes	ID = 7 bytes	ID = 10 bytes
NFCID1_Q			nfcid1 <sub>0</sub>
NFCID1_R			nfcid1 <sub>1</sub>
NFCID1_S			nfcid1 <sub>2</sub>
NFCID1_T		nfcid1 <sub>0</sub>	nfcid1 <sub>3</sub>
NFCID1_U		nfcid1 <sub>1</sub>	nfcid1 <sub>4</sub>
NFCID1_V		nfcid1 <sub>2</sub>	nfcid1 <sub>5</sub>
NFCID1_W	nfcid1 <sub>0</sub>	nfcid1 <sub>3</sub>	nfcid1 <sub>6</sub>
NFCID1_X	nfcid1 <sub>1</sub>	nfcid1 <sub>4</sub>	nfcid1 <sub>7</sub>
NFCID1_Y	nfcid1 <sub>2</sub>	nfcid1 <sub>5</sub>	nfcid1 <sub>8</sub>
NFCID1_Z	nfcid1 <sub>3</sub>	nfcid1 <sub>6</sub>	nfcid1 <sub>9</sub>

Table 55: NFCID1 byte allocation (top sent first on air)

The hardware implementation can handle the states from IDLE to ACTIVE\_A automatically as defined in the NFC Forum, NFC Activity Technical Specification, and the other states are to be handled by software. The software keeps track of the state through events. The collision resolution will trigger an AUTOCOLRESSTARTED event when it has started. Reaching the ACTIVE\_A state is indicated by the SELECTED event.

If collision resolution fails, a COLLISION event is triggered. Note that errors occurring during automatic collision resolution may also cause ERROR and/or RXERROR events to be generated. Other events may also get generated. It is recommended that the software ignores any event except COLLISION, SELECTED and FIELDLOST during automatic collision resolution. Software shall also make sure that any unwanted SHORT or PPI shortcut is disabled during automatic collision resolution.

The automatic collision resolution will be restarted, if the packets are received with CRC or parity errors while in ACTIVE\_A state. The automatic collision resolution feature can be disabled while in ACTIVE\_A state to avoid this.

The SLP\_REQ is automatically handled by the NFCT peripheral when the automatic collision resolution is enabled. However, this results in an ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS) since the SLP\_REQ has no response. This error must be ignored until the SELECTED event is triggered and this error should be cleared by the software when the SELECTED event is triggered.

#### 6.13.9 Antenna interface

In ACTIVATED state, an amplitude regulator will adjust the voltage swing on the antenna pins to a value that is within the  $V_{swing}$  limit.

Refer to NFCT Electrical Specification on page 223.

#### 6.13.10 NFCT antenna recommendations

The NFCT antenna coil must be connected differential between NFC1 and NFC2 pins of the device.

Two external capacitors should be used to tune the resonance of the antenna circuit to 13.56 MHz.






Figure 65: NFCT antenna recommendations

The required tuning capacitor value is given by the below equations:

$$C'_{tune} = \frac{1}{(2\pi \cdot 13.56 \text{ MHz})^2 \cdot L_{ant}} \quad where \ C'_{tune} = \frac{1}{2} \cdot \left(C_p + C_{int} + C_{tune}\right)$$

$$and \ C_{tune1} = C_{tune2} = C_{tune} \qquad C_{p1} = C_{p2} = C_p \qquad C_{int1} = C_{int2} = C_{int}$$

$$C_{tune} = \frac{2}{(2\pi \cdot 13.56 \text{ MHz})^2 \cdot L_{ant}} - C_p - C_{int}$$

An antenna inductance of  $L_{ant} = 2 \mu H$  will give tuning capacitors in the range of 130 pF on each pin. The total capacitance on **NFC1** and **NFC2** must be matched.

# 6.13.11 Battery protection

If the antenna is exposed to a strong NFC field, current may flow in the opposite direction on the supply due to parasitic diodes and ESD structures.

If the battery used does not tolerate return current, a series diode must be placed between the battery and the device in order to protect the battery.

# 6.13.12 Digital Modulation Signal

Support for external analog frontends or antenna architectures is possible by optionally outputting the digital modulation signal to a GPIO.

The NFCT peripheral is designed to connect directly to a loop antenna, receive a modulated signal from an NFC Reader with its internal analog frontend and transmit data back by changing the input resistance that is then seen as modulated load by the NFC Reader.

In addition, the peripheral has an option to output the digital modulation signal to a GPIO. Reception still occurs through the internal analog frontend, whereas transmission can be done by one of the following:

- The internal analog frontend through the loop antenna (default)
- · An external frontend using the digital modulation signal
- The combination of both above



There are two registers that allow configuration of the modulation signal (i.e. of the response from NFCT to the NFC Reader), MODULATIONCTRL and MODULATIONPSEL. The registers need to be programmed before NFCT sends a response to a request from a reader. Ideally, this configuration is performed during startup and whenever the NFCT peripheral is powered up.

The selected GPIO needs to be configured as output in the corresponding GPIO configuration register. It is recommended to set an output value in the corresponding GPIO.OUT register – this value will be driven whenever the NFCT peripheral is disabled.

NFCT drives the pin low when there is no modulation, and drives it with On-Off Keying (OOK) modulation of an 847 kHz subcarrier (derived from the carrier frequency) when it responds to commands from an NFC Reader.

#### 6.13.13 References

NFC Forum, NFC Analog Specification version 1.0, www.nfc-forum.org

NFC Forum, NFC Digital Protocol Technical Specification version 1.1, www.nfc-forum.org

NFC Forum, NFC Activity Technical Specification version 1.1, www.nfc-forum.org

# 6.13.14 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40005000	NFCT	NFCT	Near field communication tag	

Table 56: Instances

Register	Offset	Description
TASKS_ACTIVATE	0x000	Activate NFCT peripheral for incoming and outgoing frames, change state to activated
TASKS_DISABLE	0x004	Disable NFCT peripheral
TASKS_SENSE	0x008	Enable NFC sense field mode, change state to sense mode
TASKS_STARTTX	0x00C	Start transmission of an outgoing frame, change state to transmit
TASKS_ENABLERXDATA	0x01C	Initializes the EasyDMA for receive.
TASKS_GOIDLE	0x024	Force state machine to IDLE state
TASKS_GOSLEEP	0x028	Force state machine to SLEEP_A state
EVENTS_READY	0x100	The NFCT peripheral is ready to receive and send frames
EVENTS_FIELDDETECTED	0x104	Remote NFC field detected
EVENTS_FIELDLOST	0x108	Remote NFC field lost
EVENTS_TXFRAMESTART	0x10C	Marks the start of the first symbol of a transmitted frame
EVENTS_TXFRAMEEND	0x110	Marks the end of the last transmitted on-air symbol of a frame
EVENTS_RXFRAMESTART	0x114	Marks the end of the first symbol of a received frame
EVENTS_RXFRAMEEND	0x118	Received data has been checked (CRC, parity) and transferred to RAM, and EasyDMA has
		ended accessing the RX buffer
EVENTS_ERROR	0x11C	NFC error reported. The ERRORSTATUS register contains details on the source of the error.
EVENTS_RXERROR	0x128	NFC RX frame error reported. The FRAMESTATUS.RX register contains details on the source of
		the error.
EVENTS_ENDRX	0x12C	RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.
EVENTS_ENDTX	0x130	Transmission of data in RAM has ended, and EasyDMA has ended accessing the TX buffer
EVENTS_AUTOCOLRESSTARTED	0x138	Auto collision resolution process has started
EVENTS_COLLISION	0x148	NFC auto collision resolution error reported.
EVENTS_SELECTED	0x14C	NFC auto collision resolution successfully completed
EVENTS_STARTED	0x150	EasyDMA is ready to receive or send frames.
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt




Register	Offset	Description
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSTATUS	0x404	NFC Error Status register
FRAMESTATUS.RX	0x40C	Result of last incoming frame
NFCTAGSTATE	0x410	NfcTag state register
SLEEPSTATE	0x420	Sleep state during automatic collision resolution
FIELDPRESENT	0x43C	Indicates the presence or not of a valid field
FRAMEDELAYMIN	0x504	Minimum frame delay
FRAMEDELAYMAX	0x508	Maximum frame delay
FRAMEDELAYMODE	0x50C	Configuration register for the Frame Delay Timer
PACKETPTR	0x510	Packet pointer for TXD and RXD data storage in Data RAM
MAXLEN	0x514	Size of the RAM buffer allocated to TXD and RXD data storage each
TXD.FRAMECONFIG	0x518	Configuration of outgoing frames
TXD.AMOUNT	0x51C	Size of outgoing frame
RXD.FRAMECONFIG	0x520	Configuration of incoming frames
RXD.AMOUNT	0x524	Size of last incoming frame
MODULATIONCTRL	0x52C	Enables the modulation output to a GPIO pin which can be connected to a second external
		antenna.
MODULATIONPSEL	0x538	Pin select for Modulation control.
NFCID1_LAST	0x590	Last NFCID1 part (4, 7 or 10 bytes ID)
NFCID1_2ND_LAST	0x594	Second last NFCID1 part (7 or 10 bytes ID)
NFCID1_3RD_LAST	0x598	Third last NFCID1 part (10 bytes ID)
AUTOCOLRESCONFIG	0x59C	Controls the auto collision resolution function. This setting must be done before the NFCT
		peripheral is activated.
SENSRES	0x5A0	NFC-A SENS_RES auto-response settings
SELRES	0x5A4	NFC-A SEL_RES auto-response settings

Table 57: Register overview

# 6.13.14.1 TASKS\_ACTIVATE

Address offset: 0x000

Activate NFCT peripheral for incoming and outgoing frames, change state to activated




# 6.13.14.2 TASKS\_DISABLE

Address offset: 0x004

Disable NFCT peripheral






#### 6.13.14.3 TASKS SENSE

Address offset: 0x008


Enable NFC sense field mode, change state to sense mode



# 6.13.14.4 TASKS\_STARTTX

Address offset: 0x00C

Start transmission of an outgoing frame, change state to transmit



#### 6.13.14.5 TASKS ENABLERXDATA

Address offset: 0x01C

Initializes the EasyDMA for receive.

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_ENABLERXDATA			Initializes the EasyDMA for receive.
		Trigger	1	Trigger task

#### 6.13.14.6 TASKS GOIDLE

Address offset: 0x024

Force state machine to IDLE state



Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A W TASKS_GOIDLE			Force state machine to IDLE state
	Trigger	1	Trigger task

# 6.13.14.7 TASKS\_GOSLEEP

Address offset: 0x028

Force state machine to SLEEP\_A state

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_GOSLEEP			Force state machine to SLEEP_A state
		Trigger	1	Trigger task

# 6.13.14.8 EVENTS\_READY

Address offset: 0x100

The NFCT peripheral is ready to receive and send frames

Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_READY			The NFCT peripheral is ready to receive and send frames
	NotGenerated	0	Event not generated
	Generated	1	Event generated

# 6.13.14.9 EVENTS\_FIELDDETECTED

Address offset: 0x104


Remote NFC field detected

Bit n	umber		31 30	29 28	8 27 :	26 25	5 24	23 2	22 2	1 20	19	18 1	7 16	15	14 1	3 12	11	10 9	8	7	6	5 4	3	2	1 0
ID																									Α
Rese	t 0x00000000		0 0	0 0	0	0 0	0	0 (	0 (	0 0	0	0 0	0	0	0 (	0 0	0	0 0	0	0	0	0 (	0	0	0 0
ID								Des																	
Α	RW EVENTS_FIELDDETECTED	)						Rem	note	NF(	C fie	ld de	etec	ted											
		NotGenerated	0					Ever	nt n	ot ge	ener	ated	ł												
		Generated	1					Ever	nt g	ener	rated	t													

# 6.13.14.10 EVENTS\_FIELDLOST

Address offset: 0x108 Remote NFC field lost






#### 6.13.14.11 EVENTS TXFRAMESTART

Address offset: 0x10C


Marks the start of the first symbol of a transmitted frame



## 6.13.14.12 EVENTS\_TXFRAMEEND

Address offset: 0x110


Marks the end of the last transmitted on-air symbol of a frame



#### 6.13.14.13 EVENTS\_RXFRAMESTART

Address offset: 0x114

Marks the end of the first symbol of a received frame




## 6.13.14.14 EVENTS RXFRAMEEND

Address offset: 0x118




Received data has been checked (CRC, parity) and transferred to RAM, and EasyDMA has ended accessing the RX buffer



## 6.13.14.15 EVENTS\_ERROR

Address offset: 0x11C


NFC error reported. The ERRORSTATUS register contains details on the source of the error.



#### 6.13.14.16 EVENTS RXERROR

Address offset: 0x128

NFC RX frame error reported. The FRAMESTATUS.RX register contains details on the source of the error.



#### 6.13.14.17 EVENTS ENDRX

Address offset: 0x12C

RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.




Bit n	umber		31 30	29 2	8 27	26 2	25 2	24 2	3 22	2 21	. 20	19	18	17 :	16 1	5 1	4 13	3 12	11	10 !	9 8	3 7	6	5	4	3	2	1 0
ID																												Α
Rese	t 0x00000000		0 0	0 (	0	0	0 (	0 0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	0	0	0	0	0	0	0 0
ID																												
Α	RW EVENTS_ENDRX							R	X bı	uffe	r (a	ıs de	efin	ed l	by P	ACI	ΚEΤ	PTR	and	M k	XL	EN)	in (	Data	a			
								R	AM	ful	I.																	
		NotGenerated	0					E	ven	t no	ot g	ene	rate	ed														
		Generated	1					E	ven	t ge	ner	rate	d															

#### 6.13.14.18 EVENTS ENDTX

Address offset: 0x130


Transmission of data in RAM has ended, and EasyDMA has ended accessing the TX buffer



## 6.13.14.19 EVENTS AUTOCOLRESSTARTED

Address offset: 0x138


Auto collision resolution process has started



#### 6.13.14.20 EVENTS COLLISION

Address offset: 0x148

NFC auto collision resolution error reported.








# 6.13.14.21 EVENTS\_SELECTED

Address offset: 0x14C


NFC auto collision resolution successfully completed



#### **6.13.14.22 EVENTS STARTED**

Address offset: 0x150

EasyDMA is ready to receive or send frames.



#### 6.13.14.23 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F BA
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW FIELDDETECTED_ACTIV	ATE		Shortcut between event FIELDDETECTED and task ACTIVATE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW FIELDLOST_SENSE			Shortcut between event FIELDLOST and task SENSE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
F	RW TXFRAMEEND_ENABLE	RXDATA		Shortcut between event TXFRAMEEND and task
				ENABLERXDATA
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

#### 6.13.14.24 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber			31	30 2	29 28	3 27 2	26 2	5 24	1 23	3 22	21	20	19	1	3 17	7 1	5 1	5 1	4 1	.3 :	12	11	10	9	8	7	' 6	5	4	. 3	2	1	0
ID													Т	S	F	l			1	١		М	L	K			ŀ	1 0	F	Е	D	С	В	Α
Rese	t 0x000000	00		0	0	0 0	0	0 (	0 0	0	0 (	0	0	0	0	0	C	) (	) (	)	0	0	0	0	0	0	(	) (	0	) C	0	0	0	0
A	RW READ	ρΥ									nable			sak	ble	int	er	up	t fo	or e	eve	ent	RE	ΑΕ	Υ									
			Disabled	0						D	isabl	le																						
			Enabled	1						Eı	nable	e																						
В	RW FIELD	DDETECTED								Eı	nable	e o	r di	sak	ble	int	er	up	t fo	or e	eve	ent	FIE	ELC	DE	TE	СТ	ED						
			Disabled	0						D	isabl	le																						
			Enabled	1						Ei	nable	e																						
С	RW FIELD	DLOST								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	ent	FIE	LC	DLC	ST								
			Disabled	0						D	isabl	le																						
			Enabled	1						Ei	nable	e																						
D	RW TXFR	AMESTART								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	ent	ТХ	FR	A٨	1ES	TA	RT						
			Disabled	0						D	isabl	le																						
			Enabled	1						Ei	nable	e																						
E	RW TXFR	AMEEND								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	ent	ТХ	FR	ΑN	1EE	NI	)						
			Disabled	0						D	isabl	le																						
			Enabled	1						Ei	nable	e																						
F	RW RXFR	RAMESTART								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	ent	RX	(FR	A۱	1ES	TΑ	RT						
			Disabled	0						D	isabl	le																						
			Enabled	1						Eı	nable	e																						
G	RW RXFR	AMEEND								Enable or disable interrupt for event RXFRAMEEND																								
			Disabled	0						D	isabl	le																						
			Enabled	1						Eı	nable	e																						
Н	RW ERRO	OR .								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	ent	ER	RC	R									
			Disabled	0						D	isabl	le																						
			Enabled	1						Ei	nable	e																						
K	RW RXER	RROR								E	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	nt	RX	ŒR	RC	R								
			Disabled	0						D	isabl	le																						
			Enabled	1						Eı	nable	e																						
L	RW END	RX								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	ent	EN	IDI	RX									
			Disabled	0						D	isabl	le																						
			Enabled	1						Ei	nable	e																						
М	RW END	гх								E	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	nt	ΕN	ID'	ГХ									
			Disabled	0						D	isabl	le																						
			Enabled	1						Ei	nable	e																						
N	RW AUTO	OCOLRESSTARTED								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	ent	ΑL	JTO	OCO	DLR	ES	ST/	RT	ED				
			Disabled	0						D	isabl	le																						
			Enabled	1						Eı	nable	e																						
R	RW COLL	ISION								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	nt	CC	DLL	ISI	ON								
			Disabled	0						D	isabl	le																						
			Enabled	1						E	nable	е																						
S	RW SELE	CTED								Eı	nable	e o	r di	sak	ble	int	er	up	t f	or e	eve	ent	SE	LE	CTI	D								
			Disabled	0						D	isabl	le																						
			Enabled	1						E	nable	e																						
		TED								-				-					t f	or e	N/E	nt	ST	ΔR	TE	)								
Т	RW STAR	IED								E	nable	e o	r di	sat	DIE	ını	er	uμ		,, ,	. • •		٥.,	~!·	11									
Т	RW STAR	TED	Disabled	0							nable isabl		r di	sat	DIE	ını	er	up		,, ,			J1.	AII.	1121									

# 6.13.14.25 INTENSET

Address offset: 0x304 Enable interrupt



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				TSR NMLK HGFEDCBA
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW READY			Write '1' to enable interrupt for event READY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW FIELDDETECTED			Write '1' to enable interrupt for event FIELDDETECTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW FIELDLOST			Write '1' to enable interrupt for event FIELDLOST
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW TXFRAMESTART			Write '1' to enable interrupt for event TXFRAMESTART
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW TXFRAMEEND			Write '1' to enable interrupt for event TXFRAMEEND
		Set	1	Enable
		Disabled	0	Read: Disabled
_		Enabled	1	Read: Enabled
F	RW RXFRAMESTART	6.1		Write '1' to enable interrupt for event RXFRAMESTART
		Set	1	Enable
		Disabled	0	Read: Disabled
G	RW RXFRAMEEND	Enabled	1	Read: Enabled Write '1' to enable interrupt for event RXFRAMEEND
G	NW NAFRAIVIEEIND	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW ERROR	Endoica	-	Write '1' to enable interrupt for event ERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW RXERROR			Write '1' to enable interrupt for event RXERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW ENDRX			Write '1' to enable interrupt for event ENDRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
М	RW ENDTX			Write '1' to enable interrupt for event ENDTX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW AUTOCOLRESSTARTED			Write '1' to enable interrupt for event
				AUTOCOLRESSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
R	RW COLLISION			Write '1' to enable interrupt for event COLLISION



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				TSR NMLK HGFEDCBA
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW SELECTED			Write '1' to enable interrupt for event SELECTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW STARTED			Write '1' to enable interrupt for event STARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.13.14.26 INTENCLR

Address offset: 0x308

Disable interrupt

Reset 0x00000000	Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
Reset								
D   Acc   Field   Value   D   Value   Description		ot 0x00000000		0 0 0 0 0 0 0				
A RW READY  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Clear 1 Disable  Enabled 1 Disable  Clear 1 Disable  Clear 1 Disable Disable Read: Enabled  Clear 1 Disable Disable Read: Disable Interrupt for event FIELDDETECTED  FIELDDETECTED  RW FIELDDETECTED  Clear 1 Disable Enabled 1 Read: Enabled  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  Enabled 1 Read: Disabled Enabled 1 Read: Enabled  Grant Tyto disable interrupt for event TXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  Grant Tyto disable interrupt for event RXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  Grant Tyto disable interrupt for event RXFRAMESTART  Clear 1 Disable Disabled 1 Read: Enabled  Enabled 1 Read: Enabled  France Tyto disable interrupt for event RXFRAMESTART  Clear 1 Disable Disabled 1 Read: Enabled  France Tyto disable interrupt for event RXFRAMESTART  Clear 1 Disable Disabled 1 Read: Enabled  France Tyto disable interrupt for event RXFRAMESTART  Clear 1 Disable Disabled 1 Read: Enabled  France Tyto disable interrupt for event RXFRAMESTART  RATER TYTO disable interrupt for event RXFRAMESTART  RATE			Value ID					
Clear 1 Disabled 0 Read: Disabled 1 Read: Disabled 1 Read: Disabled 1 Read: Disabled 1 Read: Enabled 1 Read: Disabled Rea	Α							
B RW FIELDDETECTED  Clear Disabled Disable Disabled Disab			Clear	1	· ·			
B RW FIELDDETECTED  Clear Disabled Disable Disabled Disab			Disabled	0	Read: Disabled			
B RW FIELDDETECTED  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  C RW FIELDLOST Clear 1 Disable Disabled 0 Read: Disable interrupt for event FIELDLOST Clear 1 Disable Disabled 0 Read: Disable interrupt for event FIELDLOST Clear 1 Disable Enabled 1 Read: Enabled  D RW TXFRAMESTART Clear 1 Disable Disabled 0 Read: Disable interrupt for event TXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  E RW TXFRAMEEND Clear 1 Disable Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Enabled 1 Read: Enabled  F Read: Disabled 0 Read: Disable interrupt for event TXFRAMESTART Clear 1 Disable Disabled 0 Read: Disable interrupt for event TXFRAMESTART Clear 1 Disable Disabled 0 Read: Disable interrupt for event RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disable interrupt for event RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disable interrupt for event RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disable interrupt for event RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 0 Read: Disabled								
Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  C RW FIELDLOST Clear 1 Disable Disabled 0 Read: Disable interrupt for event FIELDLOST Clear 1 Disable Enabled 1 Read: Enabled  D Read: Disabled Enabled 1 Read: Enabled  Clear 1 Disable Clear 1 Disable Disable interrupt for event TXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disable 0 Read: Disable Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disable 0 Read: Disable Disable 0 Read: Disabled  Enabled 1 Read: Enabled  F RW RXFRAMEEND F RW RXFRAMEEND F RAW	В	RW FIELDDETECTED						
Disabled 0 Read: Disabled CEnabled 1 Read: Enabled Write '1' to disable interrupt for event FIELDLOST  Clear 1 Disable Read: Enabled Disable interrupt for event FIELDLOST  Clear 1 Disable Read: Disable Read: Disable Read: Disable Read: Disable Read: Disable Read: Enabled Disable Read: Enabled Read: Enabled Read: Disable Read: Enabled Read: Enabled Read: Disable Read: Enabled Read: Enabled Read: Enabled Read: Disable Re			Clear	1	·			
Enabled 1 Read: Enabled  C RW FIELDLOST  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Disabled 1 Read: Enabled  Disabled 1 Read: Enabled  Disabled 1 Read: Enabled  Disabled 0 Read: Disabled Enabled 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Disabled 0 Read: Disabled Enabled 1 Read: Enabled  E RW TXFRAMESTART  Clear 1 Disabled Enabled 1 Read: Enabled  E RW TXFRAMEEND  Clear 1 Disable Disabled 0 Read: Disable Enabled 1 Read: Enabled  F RW RXFRAMESTART  Clear 1 Disable Enabled 1 Read: Enabled  F RW RXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F Write '1' to disable interrupt for event TXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F Write '1' to disable interrupt for event RXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F Read: Enabled  G RAW RXFRAMEEND  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled								
C RW FIELDLOST  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Disable Mrite '1' to disable interrupt for event FIELDLOST  Read: Disabled Disabled 1 Read: Enabled  Disabled 0 Read: Disabled Disabled 0 Read: Disabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled  E RW TXFRAMEEND  Clear 1 Disable Disabled 0 Read: Disabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  F RW RXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disable Enabled 1 Read: Enabled  F RW RXFRAMEEND  READ: Write '1' to disable interrupt for event RXFRAMESTART  Disabled 0 Read: Disabled  Enabled 1 Read: Enabled  F Read: Enabled  G READ: Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F READ: Write '1' to disable interrupt for event RXFRAMEEND  Disabled 0 Read: Disabled  Read: Disabled Enabled								
Clear 1 Disable Disabled 0 Read: Disabled  To Read: Enabled  D RW TXFRAMESTART Clear 1 Disable Disabled 0 Read: Enabled  Clear 1 Disable Disabled 0 Read: Disabled  Enabled 1 Read: Enabled  TXFRAMESTART Clear 1 Disabled Enabled 1 Read: Enabled  Enabled 1 Disabled Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  Enabled 0 Read: Disabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled  F Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Disabled	С	RW FIELDLOST		_				
Enabled 1 Read: Enabled  D RW TXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  Enabled 1 Read: Enabled  Enabled 1 Disable  Clear 1 Disable  Clear 1 Disable  Clear 1 Disable  Disable 1 Read: Enabled  Enabled 1 Read: Enabled  Enabled 1 Read: Disabled  Enabled 1 Read: Enabled  F RW RXFRAMESTART Write '1' to disable interrupt for event TXFRAMESTART  Clear 1 Disabled  Enabled 1 Read: Enabled  F RW RXFRAMESTART Read: Disabled  Enabled 1 Read: Disabled  Enabled 1 Disable  Disabled 0 Read: Disabled  Enabled 1 Read: Enabled  Clear 1 Disabled  Enabled 1 Read: Enabled  Clear 1 Disabled  Enabled 0 Read: Disabled  Enabled 0 Read: Disabled			Clear	1				
D RW TXFRAMESTART  Clear  Disable  Disabled  Disabled  Enabled  Enabled  Clear  1  Read: Enabled  Write '1' to disable interrupt for event TXFRAMESTART  Write '1' to disable interrupt for event TXFRAMEEND  Clear  Disabled  Disabled  Disabled  Enabled  Enabled  Disabled  Enabled  Enabled  Enabled  Tyrite '1' to disable interrupt for event TXFRAMEEND  Read: Enabled  FRAMESTART  Clear  Disabled  Disabled  Disabled  Enabled  Enabled  The Read: Enabled  Enabled  Enabled  Disabled  Enabled  Enabled  Disabled  Enabled  Read: Enabled  Read: Enabled  Enabled  Enabled  Read: Enabled  Read: Enabled  Read: Enabled  Enabled  Read: Enabled  Read: Enabled  Enabled  Read: Disable interrupt for event RXFRAMEEND			Disabled	0	Read: Disabled			
Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  E RW TXFRAMEEND Clear 1 Disable Disabled 0 Read: Disable interrupt for event TXFRAMEEND Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disable Clear 1 Disable Disabled 0 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disabled  F Read: Enabled F Read: E			Enabled	1	Read: Enabled			
Disabled 0 Read: Disabled E RW TXFRAMEEND  Clear 1 Disabled Disabled 1 Read: Enabled  Clear 1 Read: Enabled  F RW RXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disable  Enabled 1 Read: Enabled  F RW RXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disable  Write '1' to disable interrupt for event RXFRAMESTART  Write '1' to disable interrupt for event RXFRAMESTART  Read: Disable  Read: Disabled  F Read: Disabled  Clear 1 Read: Enabled  F Read: Enabled  Clear 1 Read: Enabled  F Read: Enabled  Clear 1 Disable  Read: Disabled  Read: Disabled  Read: Disabled  Read: Disabled	D	RW TXFRAMESTART						
Enabled 1 Read: Enabled  E RW TXFRAMEEND  Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disabled 0 Read: Enabled  F RW RXFRAMESTART Clear 1 Disable Disabled 0 Read: Disable  Read: Disabled  Read: Enabled  Read: Disabled  Read: Disabled  Read: Disabled  Read: Disabled  Read: Disabled  Read: Disabled			Clear	1	Disable			
E RW TXFRAMEEND  Clear 1 Disable Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  F RW RXFRAMESTART Clear Disabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled Read: Disable interrupt for event RXFRAMEEND Read: Disable Read: Disable Read: Disable			Disabled	0	Read: Disabled			
Clear 1 Disable  Brabled 0 Read: Disabled  Enabled 1 Read: Enabled  FRW RXFRAMESTART  Clear 1 Disable  Disable 0 Read: Disable interrupt for event RXFRAMESTART  Clear 1 Disable  Disabled 0 Read: Disabled  Enabled 1 Read: Enabled  Read: Enabled  GRW RXFRAMEEND  Clear 1 Disable  Disable 0 Read: Disable interrupt for event RXFRAMEEND  Read: Enabled  Read: Enabled  Read: Enabled  Read: Disable interrupt for event RXFRAMEEND  Read: Disable 0 Read: Disable			Enabled	1	Read: Enabled			
Disabled 0 Read: Disabled  Enabled 1 Read: Enabled  FRW RXFRAMESTART  Clear 1 Disable Disabled 0 Read: Disabled  Enabled 1 Read: Enabled  Read: Enabled  Read: Disable interrupt for event RXFRAMESTART  Clear 1 Disable Read: Disabled  Frabled 1 Read: Enabled  GRW RXFRAMEEND  Clear 1 Disable Disabled 0 Read: Disable interrupt for event RXFRAMEEND  Read: Enabled  Read: Enabled  Read: Enabled  Read: Disable interrupt for event RXFRAMEEND	E	RW TXFRAMEEND			Write '1' to disable interrupt for event TXFRAMEEND			
F RW RXFRAMESTART Clear Disabled Disabled  F RW RXFRAMESTART Clear Disabled Read: Enabled Write '1' to disable interrupt for event RXFRAMESTART Disabled Write '1' to disable interrupt for event RXFRAMEEND Clear Disabled Disabled Disabled Disabled			Clear	1	Disable			
F RW RXFRAMESTART  Clear Disabled Disabled Enabled Disabled			Disabled	0	Read: Disabled			
Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled  G RW RXFRAMEEND Clear 1 Disable Disabled 0 Read: Disable			Enabled	1	Read: Enabled			
Disabled 0 Read: Disabled Enabled 1 Read: Enabled  G RW RXFRAMEEND Write '1' to disable interrupt for event RXFRAMEEND  Clear 1 Disable Disabled 0 Read: Disabled	F	RW RXFRAMESTART			Write '1' to disable interrupt for event RXFRAMESTART			
Enabled 1 Read: Enabled  G RW RXFRAMEEND Write '1' to disable interrupt for event RXFRAMEEND  Clear 1 Disable  Disabled 0 Read: Disabled			Clear	1	Disable			
G RW RXFRAMEEND  Clear 1 Disable  Disabled 0 Read: Disabled			Disabled	0	Read: Disabled			
Clear 1 Disable Disabled 0 Read: Disabled			Enabled	1	Read: Enabled			
Disabled 0 Read: Disabled	G	RW RXFRAMEEND			Write '1' to disable interrupt for event RXFRAMEEND			
			Clear	1	Disable			
Enabled 1 Read: Enabled			Disabled	0	Read: Disabled			
			Enabled	1	Read: Enabled			



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				TSR NMLK HGFEDCBA	
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Н	RW ERROR			Write '1' to disable interrupt for event ERROR	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
K	RW RXERROR			Write '1' to disable interrupt for event RXERROR	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
L	RW ENDRX			Write '1' to disable interrupt for event ENDRX	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
М	RW ENDTX			Write '1' to disable interrupt for event ENDTX	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
N	RW AUTOCOLRESSTARTED			Write '1' to disable interrupt for event	
				AUTOCOLRESSTARTED	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
R	RW COLLISION			Write '1' to disable interrupt for event COLLISION	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
S	RW SELECTED			Write '1' to disable interrupt for event SELECTED	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
Т	RW STARTED			Write '1' to disable interrupt for event STARTED	
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	

# 6.13.14.27 ERRORSTATUS

Address offset: 0x404 NFC Error Status register

Write a bit to '1' to clear it. Writing '0' has no effect.

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	Α	RW FRAMEDELAYTIN	MEOUT	No STARTTX task trigge	ered before expiration of the time set
ID A	ID				
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 10 10 10 10 10 10 10 10 10 10 10 10	Rese	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID				А
	Bit r	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1	6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

No STARTTX task triggered before expiration of the time set in FRAMEDELAYMAX






#### 6.13.14.28 FRAMESTATUS.RX

Address offset: 0x40C


Result of last incoming frame

Write a bit to '1' to clear it. Writing '0' has no effect.



#### 6.13.14.29 NFCTAGSTATE

Address offset: 0x410 NfcTag state register



#### 6.13.14.30 SLEEPSTATE

Address offset: 0x420

Sleep state during automatic collision resolution



Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A R SLEEPSTATE			Reflects the sleep state during automatic collision
			resolution. Set to IDLE by a GOIDLE task. Set to SLEEP_A
			when a valid SLEEP_REQ frame is received or by a GOSLEEP
			task.
	Idle	0	State is IDLE.
	SleepA	1	State is SLEEP_A.

### **6.13.14.31 FIELDPRESENT**

Address offset: 0x43C

Indicates the presence or not of a valid field

Bit n	number		31 30 29 28 27 2	6 25 2	4 23 22	21 20	0 19	18 17	16 15	5 14	13 1	2 11	10 9	8	7	6	5	4 3	2	1 0
ID																				ВА
Rese	et 0x00000000		0 0 0 0 0 0	0 (	0 0	0 0	0	0 0	0 0	0	0 (	0	0 0	0	0	0	0	0 0	0	0 0
ID																				
Α	R FIELDPRESEN	Т			Indica	ates if	a va	lid fie	d is p	ores	ent.	Availa	ble	only	in t	the				
					activa	ated s	tate.													
		NoField	0		No va	lid fie	eld d	etecte	d											
		FieldPresent	1		Valid	field	dete	cted												
В	R LOCKDETECT				Indica	etes if	the	low le	vel h	as Ic	ocked	to t	ne fie	eld						
		NotLocked	0		Not lo	ocked	to fi	eld												
		Locked	1		Locke	d to f	ield													

### 6.13.14.32 FRAMEDELAYMIN

Address offset: 0x504 Minimum frame delay

Bit n	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Rese	t 0x00000480	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		Value Description
Α	RW FRAMEDELAYMIN	Minimum frame delay in number of 13.56 MHz clocks

### 6.13.14.33 FRAMEDELAYMAX

Address offset: 0x508

Maximum frame delay


Bit n	umber	31 30	29	28	27	26 2	5 2	4 23	22	21	20 1	9 1	3 17	16	15	14	13	12 :	111	0 9	8	7	6	5	4	3	2	1 0
ID											A	. 4	Α	Α	Α	Α	Α	Α	A A	Α Α	A	Α	Α	Α	Α	Α	Α	А А
Rese	t 0x00001000	0 0	0	0	0	0 (	0	0	0	0	0 (	0	0	0	0	0	0	1	0 (	0	0	0	0	0	0	0	0	0 0
ID																												
Α	RW FRAMEDELAYMAX							М	axir	nun	n fra	me	del	ay i	n n	um	ber	of :	13.5	6 N	1Hz	clo	cks					



#### 6.13.14.34 FRAMEDELAYMODE

Address offset: 0x50C


Configuration register for the Frame Delay Timer



### 6.13.14.35 PACKETPTR

Address offset: 0x510

Packet pointer for TXD and RXD data storage in Data RAM



### 6.13.14.36 MAXLEN

Address offset: 0x514

Size of the RAM buffer allocated to TXD and RXD data storage each

		storage each	
Α	RW MAXLEN	[0257] Size of the RAM buffer allocated to TXD and RXD data	
ID			
Res	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID		ААААА	ААА
Bit r	number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0

### 6.13.14.37 TXD.FRAMECONFIG

Address offset: 0x518

Configuration of outgoing frames

umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
			D CBA
et 0x00000017		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RW PARITY			Indicates if parity is added to the frame
	NoParity	0	Parity is not added to TX frames
	Parity	1	Parity is added to TX frames
RW DISCARDMODE			Discarding unused bits at start or end of a frame
	DiscardEnd	0	Unused bits are discarded at end of frame (EoF)
	DiscardStart	1	Unused bits are discarded at start of frame (SoF)
RW SOF			Adding SoF or not in TX frames
	NoSoF	0	SoF symbol not added
	SoF	1	SoF symbol added
RW CRCMODETX			CRC mode for outgoing frames
	NoCRCTX	0	CRC is not added to the frame
	CRC16TX	1	16 bit CRC added to the frame based on all the data read
			from RAM that is used in the frame
	RW PARITY  RW DISCARDMODE  RW SOF	RW PARITY  RW DISCARDMODE  RW SOF  RW SOF  RW CRCMODETX  NOParity  Parity  NoParity  N	RW PARITY    NoParity   1

## 6.13.14.38 TXD.AMOUNT

Address offset: 0x51C Size of outgoing frame

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		B B B B B B B A A A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW TXDATABITS	[07]	Number of bits in the last or first byte read from RAM that
		shall be included in the frame (excluding parity bit).
		The DISCARDMODE field in FRAMECONFIG.TX selects if
		unused bits is discarded at the start or at the end of a
		frame. A value of 0 data bytes and 0 data bits is invalid.
B RW TXDATABYTES	[0257]	Number of complete bytes that shall be included in the
		frame, excluding CRC, parity and framing

## 6.13.14.39 RXD.FRAMECONFIG

Address offset: 0x520

Configuration of incoming frames



Bit r	number		31 30 29 28 27	26 25 2	4 23 22	2 21 2	20 19	18 1	17 10	5 15	14	13 12	2 11 :	10 9	8	7	6	5	4 3	2	1	0
ID																			С	В		Α
Res	et 0x00000015		0 0 0 0 0	0 0 0	0 0	0	0 0	0	0 0	0	0	0 0	0	0 (	0	0	0	0	1 (	) 1	0	1
Α	RW PARITY				Indic	ates	if par	ity e	хре	cted	in F	X fra	me									
		NoParity	0		Parit	y is n	ot ex	pect	ed i	n RX	frai	nes										
		Parity	1		Parit	y is e	xpect	ted i	n RX	frar	nes											
В	RW SOF				SoF 6	expec	ted o	or no	t in	RX f	ram	es										
		NoSoF	0		SoF s	ymb	ol is r	not e	xpe	cted	in F	X fra	mes									
		SoF	1		SoF s	ymb	ol is e	expe	cted	in R	X fr	ame	s									
С	RW CRCMODERX				CRC	mode	for	inco	ming	g frai	mes											
		NoCRCRX	0		CRC	is not	expe	ecte	d in	RX fr	am	es										
		CRC16RX	1		Last	16 bi	ts in l	RX fr	ame	is C	RC,	CRC	is ch	ecke	ed a	nd						
					CRCS	TATU	IS up	date	d													

### 6.13.14.40 RXD.AMOUNT

Address offset: 0x524

Size of last incoming frame


Bit n	umbe	er	31 30 2	29 :	28 2	7 2	6 25	5 24	23 2	2 2	1 20	19	18	17 1	6 1	5 14	13	L2 11	10	9	8 7	6	5	4	3	2 1	. 0
ID																		В	В	В	ВВ	В	В	В	В	4 Δ	A
Rese	t 0x0	0000000	0 0	0	0 0	0	0	0	0 (	0 0	0 0	0	0	0 (	0	0	0	0 0	0	0	0 0	0	0	0	0 (	0 0	0
ID																											
Α	R	RXDATABITS							Nun	nbe	r of	bits	in t	the I	ast	byt	e in t	he fr	ame	, if	less	tha	n 8				
									(incl	ludi	ing (	CRC,	but	t exc	lud	ing	parit	y and	d Sol	/Ed	oF fr	ami	ng)				
									Fran	nes	wit	h 0 d	data	a by	tes	and	less	than	7 da	ita	bits	are					
									inva	lid a	and	are	not	rec	eive	ed p	rope	rly.									
В	R	RXDATABYTES							Nun	nbe	r of	com	ple	te b	yte	s re	ceive	d in	the f	rar	ne (i	nclu	udir	ng			
									CRC	, bu	ıt ex	cluc	ling	par	ity	and	SoF/	EoF 1	ram	ing	)						

### 6.13.14.41 MODULATIONCTRL

Address offset: 0x52C

Enables the modulation output to a GPIO pin which can be connected to a second external antenna.

See MODULATIONPSEL for GPIO configuration.



### 6.13.14.42 MODULATIONPSEL

Address offset: 0x538

Pin select for Modulation control.



Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

## 6.13.14.43 NFCID1\_LAST

Address offset: 0x590

Last NFCID1 part (4, 7 or 10 bytes ID)

Bit n	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		D D D D D D	D C C C C C C C B B B B B B B B A A A A A
Rese	t 0x00006363	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1
ID			
Α	RW NFCID1_Z		NFCID1 byte Z (very last byte sent)
В	RW NFCID1_Y		NFCID1 byte Y
С	RW NFCID1_X		NFCID1 byte X
D	RW NFCID1_W		NFCID1 byte W

## 6.13.14.44 NFCID1\_2ND\_LAST

Address offset: 0x594


Second last NFCID1 part (7 or 10 bytes ID)

Bit n	umber	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			C C C C C C C B B B B B B B A A A A A A
Rese	et 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW NFCID1_V		NFCID1 byte V
В	RW NFCID1_U		NFCID1 byte U
С	RW NFCID1 T		NFCID1 byte T

## 6.13.14.45 NFCID1\_3RD\_LAST

Address offset: 0x598

Third last NFCID1 part (10 bytes ID)






### 6.13.14.46 AUTOCOLRESCONFIG

Address offset: 0x59C

Controls the auto collision resolution function. This setting must be done before the NFCT peripheral is activated.

When modifying this register bit 1 must be written to '1'.



### 6.13.14.47 SENSRES

Address offset: 0x5A0

NFC-A SENS\_RES auto-response settings

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			E E E D D D D C C B A A A A
Reset 0x0000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW BITFRAMESDD			Bit frame SDD as defined by the b5:b1 of byte 1 in
			SENS_RES response in the NFC Forum, NFC Digital Protocol
			Technical Specification
	SDD00000	0	SDD pattern 00000
	SDD00001	1	SDD pattern 00001
	SDD00010	2	SDD pattern 00010
	SDD00100	4	SDD pattern 00100
	SDD01000	8	SDD pattern 01000
	SDD10000	16	SDD pattern 10000
B RW RFU5			Reserved for future use. Shall be 0.
C RW NFCIDSIZE			NFCID1 size. This value is used by the auto collision
			resolution engine.
	NFCID1Single	0	NFCID1 size: single (4 bytes)
	NFCID1Double	1	NFCID1 size: double (7 bytes)
	NFCID1Triple	2	NFCID1 size: triple (10 bytes)
D RW PLATFCONFIG			Tag platform configuration as defined by the b4:b1 of byte
			2 in SENS_RES response in the NFC Forum, NFC Digital
			Protocol Technical Specification
E RW RFU74			Reserved for future use. Shall be 0.

### 6.13.14.48 SELRES

Address offset: 0x5A4

NFC-A SEL\_RES auto-response settings



Bit r	number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		E D D C C B A A
Res	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		
Α	RW RFU10	Reserved for future use. Shall be 0.
В	RW CASCADE	Cascade as defined by the b3 of SEL_RES response in the
		NFC Forum, NFC Digital Protocol Technical Specification
		(controlled by hardware, shall be 0)
С	RW RFU43	Reserved for future use. Shall be 0.
D	RW PROTOCOL	Protocol as defined by the b7:b6 of SEL_RES response in the
		NFC Forum, NFC Digital Protocol Technical Specification
Ε	RW RFU7	Reserved for future use. Shall be 0.

# 6.13.15 Electrical specification

## 6.13.15.1 NFCT Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>c</sub>	Frequency of operation		13.56		MHz
C <sub>MI</sub>	Carrier modulation index	95			%
DR	Data Rate		106		kbps
V <sub>sense</sub>	Peak differential Field detect threshold level on NFC1-NFC2 <sup>13</sup>		1.2		Vp
I <sub>max</sub>	Maximum input current on NFCT pins			80	mA

# 6.13.15.2 NFCT Timing Parameters

Symbol	Description	Min	. Тур	. Max.	Units
t <sub>activate</sub>	Time from task_ACTIVATE in SENSE or DISABLE state to			500	μs
	ACTIVATE_A or IDLE state <sup>14</sup>				
t <sub>sense</sub>	Time from remote field is present in SENSE mode to			20	μs
	FIELDDETECTED event is asserted				




Figure 66: NFCT timing parameters (Shortcuts for FIELDDETECTED and FIELDLOST are disabled)

# 6.14 PDM — Pulse density modulation interface

The pulse density modulation (PDM) module enables input of pulse density modulated signals from external audio frontends, for example, digital microphones. The PDM module generates the PDM clock



<sup>&</sup>lt;sup>13</sup> Input is high impedance in sense mode

Does not account for voltage supply and oscillator startup times

and supports single-channel or dual-channel (left and right) data input. Data is transferred directly to RAM buffers using EasyDMA.

Listed here are the main features for PDM:

- Up to two PDM microphones configured as a left/right pair using the same data input
- 16 kHz output sample rate, 16-bit samples
- EasyDMA support for sample buffering
- · HW decimation filters
- Selectable ratio of 64 or 80 between PDM\_CLK and output sample rate

The PDM module illustrated below is interfacing up to two digital microphones with the PDM interface. EasyDMA is implemented to relieve the real-time requirements associated with controlling of the PDM slave from a low priority CPU execution context. It also includes all the necessary digital filter elements to produce pulse code modulation (PCM) samples. The PDM module allows continuous audio streaming.




Figure 67: PDM module

## 6.14.1 Master clock generator

The master clock generator's PDMCLKCTRL register allows adjusting the PDM clock's frequency.

The master clock generator does not add any jitter to the HFCLK source chosen. It is recommended (but not mandatory) to use the Xtal as HFCLK source.

# 6.14.2 Module operation

By default, bits from the left PDM microphone are sampled on PDM\_CLK falling edge, and bits for the right are sampled on the rising edge of PDM\_CLK, resulting in two bitstreams. Each bitstream is fed into a digital filter which converts the PDM stream into 16-bit PCM samples, then filters and down-samples them to reach the appropriate sample rate.

The EDGE field in the MODE register allows swapping left and right, so that left will be sampled on rising edge, and right on falling.

The PDM module uses EasyDMA to store the samples coming out from the filters into one buffer in RAM. Depending on the mode chosen in the OPERATION field in the MODE register, memory either contains alternating left and right 16-bit samples (Stereo), or only left 16-bit samples (Mono). To ensure continuous PDM sampling, it is up to the application to update the EasyDMA destination address pointer as the previous buffer is filled.

The continuous transfer can be started or stopped by sending the START and STOP tasks. STOP becomes effective after the current frame has finished transferring, which will generate the STOPPED event. The STOPPED event indicates that all activity in the module is finished, and that the data is available in RAM (EasyDMA has finished transferring as well). Attempting to restart before receiving the STOPPED event may result in unpredictable behavior.



### 6.14.3 Decimation filter

In order to convert the incoming data stream into PCM audio samples, a decimation filter is included in the PDM interface module.

The input of the filter is the two-channel PDM serial stream (with left channel on clock high, right channel on clock low). Depending on the RATIO selected, its output is  $2 \times 16$ -bit PCM samples at a sample rate either 64 times or 80 times (depending on the RATIO register) lower than the PDM clock rate.

The filter stage of each channel is followed by a digital volume control, to attenuate or amplify the output samples in a range of -20 dB to +20 dB around the default (reset) setting, defined by  $G_{PDM,default}$ . The gain is controlled by the GAINL and GAINR registers.

As an example, if the goal is to achieve 2500 RMS output samples (16-bit) with a 1 kHz 90 dBA signal into a -26 dBFS sensitivity PDM microphone, do the following:

- Sum the PDM module's default gain ( G<sub>PDM,default</sub> ) and the gain introduced by the microphone and acoustic path of his implementation (an attenuation would translate into a negative gain)
- Adjust GAINL and GAINR by the above summed amount. Assuming that only the PDM module influences the gain, GAINL and GAINR must be set to -GPDM.default dB to achieve the requirement.

With G<sub>PDM,default</sub>=3.2 dB, and as GAINL and GAINR are expressed in 0.5 dB steps, the closest value to program would be 3.0 dB, which can be calculated as:

```
GAINL = GAINR = (DefaultGain - (2 * 3))
```

Remember to check that the resulting values programmed into GAINL and GAINR fall within MinGain and MaxGain.

### 6.14.4 EasyDMA

Samples will be written directly to RAM, and EasyDMA must be configured accordingly.

The address pointer for the EasyDMA channel is set in SAMPLE.PTR register. If the destination address set in SAMPLE.PTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

DMA supports Stereo (Left+Right 16-bit samples) and Mono (Left only) data transfer, depending on the setting in the OPERATION field in the MODE register. The samples are stored little endian.

MODE.OPERATION	Bits per sample	Result stored per RAM	Physical RAM allocated	Result boundary indexes Note	
		word	(32-bit words)	in RAM	
Stereo	32 (2x16)	L+R	ceil(SAMPLE.MAXCNT/2)	R0=[31:16]; L0=[15:0] Defa	ult
Mono	16	2xL	ceil(SAMPLE.MAXCNT/2)	L1=[31:16]; L0=[15:0]	

Table 58: DMA sample storage

The destination buffer in RAM consists of one block, the size of which is set in SAMPLE.MAXCNT register. Format is number of 16-bit samples. The physical RAM allocated is always:

```
(RAM allocation, in bytes) = SAMPLE.MAXCNT * 2;
```

(but the mapping of the samples depends on MODE.OPERATION.

If OPERATION=Stereo, RAM will contain a succession of left and right samples.

If OPERATION=Mono, RAM will contain a succession of left only samples.



For a given value of SAMPLE.MAXCNT, the buffer in RAM can contain half the stereo sampling time as compared to the mono sampling time.

The PDM acquisition can be started by the START task, after the SAMPLE.PTR and SAMPLE.MAXCNT registers have been written. When starting the module, it will take some time for the filters to start outputting valid data. Transients from the PDM microphone itself may also occur. The first few samples (typically around 50) might hence contain invalid values or transients. It is therefore advised to discard the first few samples after a PDM start.

As soon as the STARTED event is received, the firmware can write the next SAMPLE.PTR value (this register is double-buffered), to ensure continuous operation.

When the buffer in RAM is filled with samples, an END event is triggered. The firmware can start processing the data in the buffer. Meanwhile, the PDM module starts acquiring data into the new buffer pointed to by SAMPLE.PTR, and sends a new STARTED event, so that the firmware can update SAMPLE.PTR to the next buffer address.

### 6.14.5 Hardware example

PDM can be configured with a single microphone (mono), or with two microphones.

When a single microphone is used, connect the microphone clock to CLK, and data to DIN.




Figure 68: Example of a single PDM microphone, wired as left




Figure 69: Example of a single PDM microphone, wired as right

Note that in a single-microphone (mono) configuration, depending on the microphone's implementation, either the left or the right channel (sampled at falling or rising CLK edge respectively) will contain reliable data.

If two microphones are used, one of them has to be set as left, the other as right (L/R pin tied high or to GND on the respective microphone). It is strongly recommended to use two microphones of exactly the same brand and type so that their timings in left and right operation match.




Figure 70: Example of two PDM microphones



## 6.14.6 Pin configuration

The CLK and DIN signals associated to the PDM module are mapped to physical pins according to the configuration specified in the PSEL.CLK and PSEL.DIN registers respectively. If the CONNECT field in any PSEL register is set to Disconnected, the associated PDM module signal will not be connected to the required physical pins, and will not operate properly.

The PSEL.CLK and PSEL.DIN registers and their configurations are only used as long as the PDM module is enabled, and retained only as long as the device is in System ON mode. See POWER — Power supply on page 57 for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN\_CNF[n] register.

To ensure correct behavior in the PDM module, the pins used by the PDM module must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 227 before enabling the PDM module. This is to ensure that the pins used by the PDM module are driven correctly if the PDM module itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the PDM module is supposed to be connected to an external PDM circuit.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

PDM signal	PDM pin	Direction	Output value	Comment
CLK	As specified in PSEL.CLK	Output	0	
DIN	As specified in PSEL.DIN	Input	Not applicable	

Table 59: GPIO configuration before enabling peripheral

## 6.14.7 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4001D000	PDM	PDM	Pulse Density modulation (digital	
			microphone) interface	

Table 60: Instances

Register	Offset	Description
TASKS_START	0x000	Starts continuous PDM transfer
TASKS_STOP	0x004	Stops PDM transfer
EVENTS_STARTED	0x100	PDM transfer has started
EVENTS_STOPPED	0x104	PDM transfer has finished
EVENTS_END	0x108	The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a
		STOP task has been received) to Data RAM
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	PDM module enable register
PDMCLKCTRL	0x504	PDM clock generator control
MODE	0x508	Defines the routing of the connected PDM microphones' signals
GAINL	0x518	Left output gain adjustment
GAINR	0x51C	Right output gain adjustment
RATIO	0x520	Selects the ratio between PDM_CLK and output sample rate. Change PDMCLKCTRL accordingly.
PSEL.CLK	0x540	Pin number configuration for PDM CLK signal
PSEL.DIN	0x544	Pin number configuration for PDM DIN signal
SAMPLE.PTR	0x560	RAM address pointer to write samples to with EasyDMA





Register	Offset	Description
SAMPLE.MAXCNT	0x564	Number of samples to allocate memory for in EasyDMA mode

Table 61: Register overview

# 6.14.7.1 TASKS\_START

Address offset: 0x000

Starts continuous PDM transfer

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID				Description
Α	W TASKS_START			Starts continuous PDM transfer
		Trigger	1	Trigger task

# 6.14.7.2 TASKS\_STOP

Address offset: 0x004 Stops PDM transfer

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 1	3 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field		
A W TASKS_STOP	Stops PDM transfer	

# 6.14.7.3 EVENTS\_STARTED


Address offset: 0x100
PDM transfer has started

Bit number	31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_STARTED		PDM transfer has started
NotGenerat	ed 0	Event not generated
Generated	1	Event generated

## 6.14.7.4 EVENTS\_STOPPED

Address offset: 0x104
PDM transfer has finished





## 6.14.7.5 EVENTS\_END

Address offset: 0x108


The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM

Bit r	number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID			А
Rese	Reset 0x00000000 0 0 0			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_END			The PDM has written the last sample specified by
				SAMPLE.MAXCNT (or the last sample after a STOP task has
				been received) to Data RAM
		NotGenerated	0	Event not generated
		Generated	1	Event generated

### 6.14.7.6 INTEN

Address offset: 0x300

Enable or disable interrupt



### 6.14.7.7 INTENSET

Address offset: 0x304

**Enable interrupt** 



Bit r	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW STARTED			Write '1' to enable interrupt for event STARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
	Enabled		1	Read: Enabled
В	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.14.7.8 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
ID				СВА							
Rese	Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							
ID											
Α	RW STARTED			Write '1' to disable interrupt for event STARTED							
		Clear	1	Disable							
		Disabled	0	Read: Disabled							
		Enabled	1	Read: Enabled							
В	RW STOPPED			Write '1' to disable interrupt for event STOPPED							
		Clear	1	Disable							
		Disabled	0	Read: Disabled							
		Enabled	1	Read: Enabled							
С	RW END			Write '1' to disable interrupt for event END							
		Clear	1	Disable							
		Disabled	0 Read: Disabled								
		Enabled	1 Read: Enabled								

### 6.14.7.9 ENABLE

Address offset: 0x500

PDM module enable register

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ENABLE			Enable or disable PDM module
		Disabled	0	Disable
		Enabled	1	Enable






### 6.14.7.10 PDMCLKCTRL

Address offset: 0x504

PDM clock generator control



### 6.14.7.11 MODE

Address offset: 0x508

Defines the routing of the connected PDM microphones' signals

Bit number		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			В А
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW OPERATION			Mono or stereo operation
	Stereo		Sample and store one pair (left + right) of 16-bit samples
			per RAM word R=[31:16]; L=[15:0]
	Mono	1	Sample and store two successive left samples (16 bits each)
			per RAM word L1=[31:16]; L0=[15:0]
B RW EDGE			Defines on which PDM_CLK edge left (or mono) is sampled
	LeftFalling	0	Left (or mono) is sampled on falling edge of PDM_CLK
	LeftRising	1	Left (or mono) is sampled on rising edge of PDM_CLK

### 6.14.7.12 GAINL

Address offset: 0x518

Left output gain adjustment




D:+			21	20.20	0.00		200	25	24.	22.5	22.2	11.20	0.10	10	17	10	15.	1 4 1	2 11	2 1 1	10	0	0	7	_	_	4	2 2	1	0
	umber		31.	30 2	9 28	5 2 /	26	25	24 .	23 z	22 2	1 20	J 19	18	1/	16	15	14 ]	.3 12	2 11	10	9	8							
	ID																										Α ,			
Rese	t 0x00000028		0	0 0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	1	0	1 0	0	0
ID	Acce Field	Value ID	Valı	ıe						Des	scrip	tion	1																	
Α	RW GAINL								1	Left	t ou	tput	t gai	in a	dju	stm	ent	, in	0.5	dB s	step	s, a	ιrοι	ınd	the	е				
									(	defa	ault	mo	dul	e ga	ain (	see	ele	ectr	ical <sub>I</sub>	para	me	ter	s)							
									(	0x0	00 -2	20 dI	B ga	in a	adju	st														
			0x01 -19.5 dB gain adjust																											
			()																											
									(	0x2	27 -0	).5 d	lB ga	ain	adjı	ıst														
									(	0x2	28 0	dB g	gain	ad	just															
									(	0x2	29 +0	0.5 c	dB g	gain	adj	ust														
									(	()	)																			
									(	0x4	1F +1	19.5	dB	gai	n ac	ljus	t													
				0x50 +20 dB gain adjust																										
		MinGain	0x0	x00 -20 dB gain adjustment (minimum)																										
		DefaultGain	0x2	8				0 dB gain adjustment																						
		MaxGain	0x5	0 +20 dB gain adjustment (maximum)																										

### 6.14.7.13 GAINR

Address offset: 0x51C


Right output gain adjustment



### 6.14.7.14 RATIO

Address offset: 0x520

Selects the ratio between PDM\_CLK and output sample rate. Change PDMCLKCTRL accordingly.




### 6.14.7.15 PSEL.CLK

Address offset: 0x540





### Pin number configuration for PDM CLK signal



### 6.14.7.16 PSEL.DIN

Address offset: 0x544

Pin number configuration for PDM DIN signal

Bit r	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.14.7.17 SAMPLE.PTR

Address offset: 0x560

RAM address pointer to write samples to with EasyDMA


Bit n	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID		A A A A A A A A A A A A A A A A A A A	A A
Rese	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID			
Α	RW SAMPLEPTR	Address to write PDM samples to over DMA	

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### **6.14.7.18 SAMPLE.MAXCNT**

Address offset: 0x564

Number of samples to allocate memory for in EasyDMA mode





# 6.14.8 Electrical specification

# 6.14.8.1 PDM Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>PDM,CLK,64</sub>	PDM clock speed. PDMCLKCTRL = Default (Setting needed		1.032		MHz
	for 16 MHz sample frequency @ RATIO = Ratio64)				
f <sub>PDM,CLK,80</sub>	PDM clock speed. PDMCLKCTRL = 1280K (Setting needed for		1.280		MHz
	16 MHz sample frequency @ RATIO = Ratio80)				
t <sub>PDM,JITTER</sub>	Jitter in PDM clock output			20	ns
T <sub>dPDM,CLK</sub>	PDM clock duty cycle	40	50	60	%
t <sub>PDM,DATA</sub>	Decimation filter delay			5	ms
t <sub>PDM,cv</sub>	Allowed clock edge to data valid			125	ns
t <sub>PDM,ci</sub>	Allowed (other) clock edge to data invalid	0			ns
$t_{PDM,s}$	Data setup time at f <sub>PDM,CLK</sub> =1.024 MHz or 1.280 MHz	65			ns
t <sub>PDM,h</sub>	Data hold time at f <sub>PDM,CLK</sub> =1.024 MHz or 1.280 MHz	0			ns
G <sub>PDM,default</sub>	Default (reset) absolute gain of the PDM module		3.2		dB




Figure 71: PDM timing diagram

# 6.15 PPI — Programmable peripheral interconnect

The programmable peripheral interconnect (PPI) enables peripherals to interact autonomously with each other using tasks and events independent of the CPU. The PPI allows precise synchronization between peripherals when real-time application constraints exist and eliminates the need for CPU activity to implement behavior which can be predefined using PPI.






Figure 72: PPI block diagram

The PPI system has, in addition to the fully programmable peripheral interconnections, a set of channels where the event end point (EEP) and task end points (TEP) are fixed in hardware. These fixed channels can be individually enabled, disabled, or added to PPI channel groups (see CHG[n] registers), in the same way as ordinary PPI channels.

Instance	Channel	Number of channels
PPI	0-19	20
PPI (fixed)	20-31	12

Table 62: Configurable and fixed PPI channels

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of three end point registers, one EEP and two TEPs. A peripheral task is connected to a TEP using the address of the task register associated with the task. Similarly, a peripheral event is connected to an EEP using the address of the event register associated with the event.

On each PPI channel, the signals are synchronized to the 16 MHz clock, to avoid any internal violation of setup and hold timings. As a consequence, events that are synchronous to the 16 MHz clock will be delayed by one clock period, while other asynchronous events will be delayed by up to one 16 MHz clock period.

Note that shortcuts (as defined in the SHORTS register in each peripheral) are not affected by this 16 MHz synchronization, and are therefore not delayed.

NORDIC SEMICONDUCTOR

Each TEP implements a fork mechanism that enables a second task to be triggered at the same time as the task specified in the TEP is triggered. This second task is configured in the task end point register in the FORK registers groups, e.g. FORK.TEP[0] is associated with PPI channel CH[0].

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel groups through the groups' ENABLE and DISABLE tasks. Prior to these tasks being triggered, the PPI channel group must be configured to define which PPI channels belong to which groups.

Note that when a channel belongs to two groups m and n, and the tasks CHG[m].EN and CHG[n].DIS occur simultaneously (m and n can be equal or different), the CHG[m].EN on that channel has priority.

PPI tasks (for example, CHG[0].EN) can be triggered through the PPI like any other task, which means they can be hooked to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.

# 6.15.1 Pre-programmed channels

Some of the PPI channels are pre-programmed. These channels cannot be configured by the CPU, but can be added to groups and enabled and disabled like the general purpose PPI channels. The FORK TEP for these channels are still programmable and can be used by the application.

For a list of pre-programmed PPI channels, see the table below.

Channel	EEP	ТЕР
20	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
21	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
22	TIMERO->EVENTS_COMPARE[1]	RADIO->TASKS_DISABLE
23	RADIO->EVENTS_BCMATCH	AAR->TASKS_START
24	RADIO->EVENTS_READY	CCM->TASKS_KSGEN
25	RADIO->EVENTS_ADDRESS	CCM->TASKS_CRYPT
26	RADIO->EVENTS_ADDRESS	TIMERO->TASKS_CAPTURE[1]
27	RADIO->EVENTS_END	TIMERO->TASKS_CAPTURE[2]
28	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
29	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
30	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_CLEAR
31	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_START

Table 63: Pre-programmed channels

# 6.15.2 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4001F000	PPI	PPI	Programmable peripheral interconnect	

Table 64: Instances

Register	Offset	Description
TASKS_CHG[0].EN	0x000	Enable channel group 0
TASKS_CHG[0].DIS	0x004	Disable channel group 0
TASKS_CHG[1].EN	0x008	Enable channel group 1
TASKS_CHG[1].DIS	0x00C	Disable channel group 1
TASKS_CHG[2].EN	0x010	Enable channel group 2
TASKS_CHG[2].DIS	0x014	Disable channel group 2



President			
TASIS_CHG 31.05   0x010			
TASS_CHG[4].EN   0x020	_		
TRASS_CHG 3_LN   0.0024	_		
TASIS_CHO[5].EN   D0.028   Enable channel group 5			
Disable channel group 5	_		
CHENT   0.500   Channel enable register	_		
CHENSET	_		
CHENCER 0.508 Channel enable clear register CHIGIEFP 0.511 Channel 0 task end-point CHIGIEFP 0.518 Channel 1 event end-point CHIGIEFP 0.518 Channel 1 event end-point CHIGIEFP 0.518 Channel 1 event end-point CHIGIEFP 0.510 Channel 2 task end-point CHIGIEFP 0.520 Channel 2 event end-point CHIGIEFP 0.520 Channel 3 event end-point CHIGIEFP 0.520 Channel 3 task end-point CHIGIEFP 0.530 Channel 3 task end-point CHIGIEFP 0.531 Channel 3 task end-point CHIGIEFP 0.530 Channel 3 task end-point CHIGIEFP 0.530 Channel 3 task end-point CHIGIEFP 0.531 Channel 5 event end-point CHIGIEFP 0.532 Channel 5 task end-point CHIGIEFP 0.534 Channel 5 task end-point CHIGIEFP 0.535 Channel 5 task end-point CHIGIEFP 0.544 Channel 5 task end-point CHIGIEFP 0.544 Channel 6 task end-point CHIGIEFP 0.544 Channel 6 task end-point CHIGIEFP 0.548 Channel 7 event end-point CHIGIEFP 0.548 Channel 7 event end-point CHIGIEFP 0.558 Channel 8 task end-point CHIGIEFP 0.559 Channel 8 task end-point CHIGIEFP 0.550 Channel 8 task end-point CHIGIEFP 0.550 Channel 8 task end-point CHIGIEFP 0.550 Channel 1 task end-	CHEN	0x500	Channel enable register
CHIQLEEP 0x510 Channel Devent end-point CHIQLITEP 0x518 Channel Event end-point CHIQLITEP 0x510 Channel I task end point CHIQLITEP 0x510 Channel I task end point CHIQLITEP 0x510 Channel I task end point CHIQLITEP 0x520 Channel I task end point CHIQLITEP 0x530 Channel I stak end point CHIQLITEP 0x534 Channel I stak end point CHIQLITEP 0x534 Channel I stak end point CHIQLITEP 0x536 Channel I stak end point CHIQLITEP 0x530 Channel I stak end point CHIQLITEP 0x540 Channel I stak end point CHIQLITEP 0x550 Channel I stak end point CHIQLITEP 0x550 Channel I ot sak end point CHIQLITEP 0x550 Channel I ot sevent end-point CHIQLITEP 0x550 Channel I ot se	CHENSET	0x504	Channel enable set register
CHIQITEP   Ox514   Channel D task end-point	CHENCLR	0x508	Channel enable clear register
CHILIFEP   Dx510   Channel 1 event end-point	CH[0].EEP	0x510	Channel 0 event end-point
CHILITEP Dx51C Channel 1 task end-point CHILITEP Dx52A Channel 2 task end-point CHILITEP Dx52A Channel 3 event end-point CHILITEP Dx52C Channel 3 event end-point CHILITEP Dx53C Channel 3 event end-point CHILITEP Dx53C Channel 4 task end-point CHILITEP Dx53C Channel 4 task end-point CHILITEP Dx53A Channel 4 task end-point CHILITEP Dx53C Channel 4 task end-point CHILITEP Dx53C Channel 5 event end-point CHILITEP Dx53C Channel 6 event end-point CHILITEP Dx53C Channel 6 task end-point CHILITEP Dx53C Channel 6 task end-point CHILITEP Dx54C Channel 7 task end-point CHILITEP Dx55C Channel 8 event end-point CHILITEP Dx55C Channel 8 task end-point CHILITEP Dx55C Channel 9 task end-point CHILITEP Dx55C Channel 9 task end-point CHILITEP Dx55C Channel 9 task end-point CHILITEP Dx56C Channel 10 event end-point CHILITEP Dx56C Channel 11 event end-point CHILITEP Dx56C Channel 11 event end-point CHILITEP Dx56C Channel 11 task end-point CHILITEP Dx56C Channel 11 task end-point CHILITEP Dx56C Channel 12 task end-point CHILITEP Dx56C Channel 12 task end-point CHILITEP Dx56C Channel 12 task end-point CHILITEP Dx56C Channel 13 task end-point CHILITEP Dx56C Channel 15 task end-point CHILITEP Dx56C Channel 15 task end-point CHILITEP Dx56C Channel 15 task end-point CHILITEP Dx56C Channel 18 task end-point CHILITEP Dx56C Channel 18 task end-point CHILITEP Dx56C Channel 19 task end-point CHILIT	CH[0].TEP	0x514	Channel 0 task end-point
CH 2    EEP	CH[1].EEP	0x518	Channel 1 event end-point
CH 2 TEP	CH[1].TEP	0x51C	Channel 1 task end-point
CH[3]:EEP	CH[2].EEP	0x520	Channel 2 event end-point
CH 3 TEP	CH[2].TEP	0x524	Channel 2 task end-point
CH 4 EEP	CH[3].EEP	0x528	Channel 3 event end-point
CH[4],TEP	CH[3].TEP	0x52C	Channel 3 task end-point
CH[S]_EEP         0x538         Channel 5 event end-point           CH[S]_EEP         0x53C         Channel 5 task end-point           CH[G]_EEP         0x544         Channel 6 task end-point           CH[G]_TEP         0x548         Channel 7 event end-point           CH[7]_EEP         0x548         Channel 7 event end-point           CH[8]_TEP         0x54C         Channel 7 task end-point           CH[8]_TEP         0x550         Channel 8 task end-point           CH[9]_TEP         0x554         Channel 9 event end-point           CH[9]_TEP         0x558         Channel 9 task end-point           CH[9]_TEP         0x550         Channel 9 task end-point           CH[10]_EEP         0x550         Channel 10 event end-point           CH[10]_EEP         0x560         Channel 10 event end-point           CH[11]_EEP         0x566         Channel 11 event end-point           CH[11]_EEP         0x566         Channel 11 task end-point           CH[12]_EEP         0x570         Channel 12 event end-point           CH[12]_EEP         0x574         Channel 12 task end-point           CH[13]_TEP         0x572         Channel 13 task end-point           CH[14]_EEP         0x580         Channel 14 event end-point	CH[4].EEP	0x530	Channel 4 event end-point
CH[5].TEP         0x53C         Channel 5 task end-point           CH[6].EEP         0x540         Channel 6 event end-point           CH[6].TEP         0x548         Channel 7 task end-point           CH[7].TEP         0x548         Channel 7 task end-point           CH[8].EEP         0x550         Channel 8 event end-point           CH[8].EEP         0x550         Channel 8 task end-point           CH[9].EEP         0x554         Channel 9 task end-point           CH[9].EEP         0x555         Channel 9 task end-point           CH[9].EEP         0x550         Channel 9 task end-point           CH[10].EEP         0x550         Channel 10 task end-point           CH[10].EEP         0x564         Channel 10 task end-point           CH[11].EEP         0x568         Channel 11 task end-point           CH[11].EEP         0x568         Channel 12 task end-point           CH[12].EEP         0x570         Channel 12 task end-point           CH[13].EEP         0x572         Channel 13 task end-point           CH[14].EEP         0x578         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 task end-point           CH[14].EEP         0x580         Channel 14 task end-point           CH[15	CH[4].TEP	0x534	Channel 4 task end-point
CH(6).EEP         0x540         Channel 6 test end-point           CH(6).TEP         0x544         Channel 6 task end-point           CH(7).TEP         0x548         Channel 7 test end-point           CH(7).TEP         0x54C         Channel 8 event end-point           CH(8).TEP         0x550         Channel 8 event end-point           CH(9).TEP         0x554         Channel 8 test end-point           CH(9).TEP         0x558         Channel 9 test end-point           CH(9).TEP         0x550         Channel 10 task end-point           CH(10).TEP         0x560         Channel 10 test end-point           CH(11).EEP         0x568         Channel 11 task end-point           CH(11).TEP         0x568         Channel 11 tevent end-point           CH(11).TEP         0x568         Channel 11 task end-point           CH(11).TEP         0x560         Channel 12 tevent end-point           CH(12).TEP         0x570         Channel 12 tevent end-point           CH(12).TEP         0x574         Channel 13 task end-point           CH(13).TEP         0x570         Channel 13 task end-point           CH(14).TEP         0x580         Channel 14 tevent end-point           CH(14).TEP         0x584         Channel 14 task end-point	CH[5].EEP	0x538	Channel 5 event end-point
CH[6],TEP         0x544         Channel 5 task end-point           CH[7],TEP         0x548         Channel 7 event end-point           CH[7],TEP         0x544         Channel 8 task end-point           CH[8],TEP         0x550         Channel 8 task end-point           CH[9],TEP         0x554         Channel 9 event end-point           CH[9],TEP         0x55C         Channel 9 event end-point           CH[10],TEP         0x560         Channel 10 event end-point           CH[10],TEP         0x560         Channel 10 event end-point           CH[11],TEP         0x564         Channel 11 task end-point           CH[11],TEP         0x568         Channel 11 task end-point           CH[12],TEP         0x570         Channel 12 task end-point           CH[12],TEP         0x574         Channel 13 event end-point           CH[13],TEP         0x574         Channel 13 event end-point           CH[13],TEP         0x572         Channel 13 event end-point           CH[14],TEP         0x580         Channel 13 task end-point           CH[14],TEP         0x580         Channel 14 task end-point           CH[15],TEP         0x580         Channel 15 task end-point           CH[16],TEP         0x590         Channel 15 task end-point	CH[5].TEP	0x53C	Channel 5 task end-point
CHI7I,EEP         0x548         Channel 7 event end-point           CHI7I,TEP         0x54C         Channel 7 task end-point           CHI8I,EEP         0x550         Channel 8 task end-point           CHI8I,TEP         0x554         Channel 8 task end-point           CHI9I,EEP         0x558         Channel 9 text end-point           CHI9I,EEP         0x560         Channel 10 event end-point           CHI10I,EEP         0x560         Channel 10 text end-point           CHI11I,EEP         0x568         Channel 11 event end-point           CHI11I,EEP         0x568         Channel 11 event end-point           CHI12I,EEP         0x570         Channel 11 event end-point           CHI12I,EEP         0x570         Channel 12 task end-point           CHI13I,EEP         0x574         Channel 13 event end-point           CH13I,EEP         0x578         Channel 13 task end-point           CH14I,EEP         0x580         Channel 14 event end-point           CH14I,EEP         0x580         Channel 14 event end-point           CH15I,EEP         0x588         Channel 15 task end-point           CH16I,EEP         0x580         Channel 15 task end-point           CH16I,EEP         0x590         Channel 16 event end-point           <	CH[6].EEP	0x540	Channel 6 event end-point
CH[7].EEP         0x548         Channel 7 event end-point           CH[7].TEP         0x54C         Channel 7 task end-point           CH[8].EEP         0x550         Channel 8 task end-point           CH[8].TEP         0x554         Channel 8 task end-point           CH[9].EEP         0x558         Channel 9 vent end-point           CH[9].TEP         0x55C         Channel 10 event end-point           CH[10].EEP         0x560         Channel 10 task end-point           CH[10].TEP         0x564         Channel 10 task end-point           CH[11].TEP         0x568         Channel 11 event end-point           CH[11].TEP         0x566         Channel 11 event end-point           CH[12].TEP         0x570         Channel 12 task end-point           CH[12].TEP         0x574         Channel 13 task end-point           CH[13].EEP         0x578         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 task end-point           CH[14].TEP         0x580         Channel 14 task end-point           CH[15].EEP         0x580         Channel 15 task end-point           CH[16].EEP         0x590         Channel 15 task end-point           CH[16].EEP         0x594         Channel 16 event end-point		0x544	Channel 6 task end-point
CH[7].TEP         0x54C         Channel 7 task end-point           CH[8].EEP         0x550         Channel 8 event end-point           CH[8].TEP         0x554         Channel 8 task end-point           CH[9].TEP         0x558         Channel 9 event end-point           CH[10].EEP         0x560         Channel 10 event end-point           CH[10].TEP         0x564         Channel 10 task end-point           CH[11].EEP         0x568         Channel 11 event end-point           CH[11].TEP         0x560         Channel 11 event end-point           CH[12].EEP         0x570         Channel 12 event end-point           CH[12].EEP         0x570         Channel 12 task end-point           CH[13].EEP         0x578         Channel 13 task end-point           CH[13].EEP         0x578         Channel 13 task end-point           CH[13].EEP         0x580         Channel 14 event end-point           CH[14].EEP         0x584         Channel 15 event end-point           CH[15].EEP         0x588         Channel 15 task end-point           CH[15].EEP         0x588         Channel 16 event end-point           CH[16].EEP         0x590         Channel 17 event end-point           CH[17].EEP         0x594         Channel 17 event end-point <tr< td=""><td></td><td>0x548</td><td></td></tr<>		0x548	
CH[8],TEP         0x550         Channel 8 event end-point           CH[9],EEP         0x554         Channel 9 task end-point           CH[9],EEP         0x558         Channel 9 event end-point           CH[9],EEP         0x550         Channel 10 event end-point           CH[10],EEP         0x560         Channel 10 event end-point           CH[10],TEP         0x564         Channel 11 task end-point           CH[11],EEP         0x568         Channel 11 event end-point           CH[11],TEP         0x560         Channel 12 event end-point           CH[12],EEP         0x570         Channel 12 event end-point           CH[12],EEP         0x574         Channel 13 event end-point           CH[13],EEP         0x578         Channel 13 event end-point           CH[14],EEP         0x580         Channel 14 event end-point           CH[14],EEP         0x584         Channel 14 event end-point           CH[15],EEP         0x588         Channel 15 event end-point           CH[15],EEP         0x580         Channel 15 event end-point           CH[16],EEP         0x590         Channel 16 event end-point           CH[17],EEP         0x594         Channel 17 event end-point           CH[17],EEP         0x598         Channel 17 task end-point			
CH(8)TEP         0x554         Channel 8 task end-point           CH(9)EEP         0x558         Channel 9 event end-point           CH(9).TEP         0x55C         Channel 9 task end-point           CH(10).EEP         0x560         Channel 10 event end-point           CH(10).TEP         0x564         Channel 11 event end-point           CH(11).EEP         0x568         Channel 11 event end-point           CH(11).TEP         0x56C         Channel 11 task end-point           CH(12).TEP         0x570         Channel 12 event end-point           CH(12).TEP         0x574         Channel 12 event end-point           CH(13).TEP         0x572         Channel 13 task end-point           CH(13).TEP         0x580         Channel 13 task end-point           CH(14).TEP         0x580         Channel 14 event end-point           CH(14).TEP         0x580         Channel 15 event end-point           CH(15).TEP         0x580         Channel 15 task end-point           CH(15).TEP         0x590         Channel 16 event end-point           CH(16).TEP         0x590         Channel 16 task end-point           CH(17).TEP         0x590         Channel 17 event end-point           CH(18).TEP         0x500         Channel 18 event end-point <tr< td=""><td></td><td></td><td></td></tr<>			
CH[9].TEP         0x55C         Channel 9 event end-point           CH[9].TEP         0x55C         Channel 9 task end-point           CH[10].TEP         0x560         Channel 10 event end-point           CH[11].TEP         0x564         Channel 11 tevent end-point           CH[11].TEP         0x568         Channel 11 tevent end-point           CH[11].TEP         0x56C         Channel 11 task end-point           CH[12].TEP         0x570         Channel 12 tevent end-point           CH[12].TEP         0x574         Channel 12 task end-point           CH[13].TEP         0x578         Channel 13 event end-point           CH[13].TEP         0x57C         Channel 13 task end-point           CH[14].TEP         0x580         Channel 14 tevent end-point           CH[15].TEP         0x584         Channel 14 task end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].TEP         0x590         Channel 16 event end-point           CH[17].TEP         0x594         Channel 17 task end-point           CH[17].TEP         0x598         Channel 17 task end-point           CH[18].TEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point			
CH[9],TEP         0x55C         Channel 9 task end-point           CH[10],EEP         0x560         Channel 10 event end-point           CH[10],TEP         0x564         Channel 10 task end-point           CH[11],EEP         0x568         Channel 11 event end-point           CH[11],TEP         0x56C         Channel 11 task end-point           CH[12],TEP         0x570         Channel 12 event end-point           CH[12],TEP         0x574         Channel 13 event end-point           CH[13],TEP         0x578         Channel 13 event end-point           CH[13],TEP         0x57C         Channel 13 task end-point           CH[14],EEP         0x580         Channel 14 event end-point           CH[14],TEP         0x584         Channel 14 task end-point           CH[15],TEP         0x588         Channel 15 task end-point           CH[15],TEP         0x58C         Channel 15 task end-point           CH[16],TEP         0x590         Channel 16 event end-point           CH[17],TEP         0x594         Channel 17 task end-point           CH[17],TEP         0x598         Channel 17 task end-point           CH[18],EEP         0x5A0         Channel 18 task end-point           CH[19],EEP         0x5A2         Channel 19 event end-point			
CH[10].EEP         0x560         Channel 10 event end-point           CH[10].TEP         0x564         Channel 10 task end-point           CH[11].EEP         0x568         Channel 11 event end-point           CH[11].TEP         0x56C         Channel 11 task end-point           CH[12].EEP         0x570         Channel 12 event end-point           CH[13].EEP         0x574         Channel 13 event end-point           CH[13].EEP         0x578         Channel 13 event end-point           CH[13].EEP         0x57C         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 event end-point           CH[14].EEP         0x580         Channel 15 event end-point           CH[15].EEP         0x588         Channel 15 event end-point           CH[15].EEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].EEP         0x594         Channel 17 task end-point           CH[17].EEP         0x590         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[19].EEP         0x5A2         Channel 19 event end-point           CH[19].EEP         0x5A2         Channel 19 task end-point			
CH[10].TEP         0x564         Channel 10 task end-point           CH[11].EEP         0x568         Channel 11 event end-point           CH[12].EEP         0x570         Channel 12 event end-point           CH[12].EEP         0x574         Channel 12 task end-point           CH[13].EEP         0x578         Channel 13 event end-point           CH[13].TEP         0x57C         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 text end-point           CH[14].TEP         0x584         Channel 14 task end-point           CH[15].EEP         0x588         Channel 15 event end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 16 event end-point           CH[17].TEP         0x595         Channel 17 task end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].TEP         0x5A4         Channel 18 event end-point           CH[19].TEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5A6         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point			·
CH[11].EEP         0x568         Channel 11 event end-point           CH[12].EEP         0x570         Channel 12 event end-point           CH[12].EEP         0x570         Channel 12 event end-point           CH[12].EEP         0x574         Channel 12 task end-point           CH[13].EEP         0x578         Channel 13 event end-point           CH[13].EEP         0x580         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 task end-point           CH[14].EEP         0x584         Channel 14 task end-point           CH[15].EEP         0x588         Channel 15 task end-point           CH[15].EEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 task end-point           CH[16].EEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 task end-point           CH[17].EEP         0x500         Channel 18 task end-point           CH[18].EEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].EEP         0x5AC         Channel 19 task end-point           CH[19].EEP         0x5AC         Channel 19 task end-point      <			
CH[11]TEP         0x56C         Channel 11 task end-point           CH[12]EEP         0x570         Channel 12 event end-point           CH[12]TEP         0x574         Channel 12 task end-point           CH[13]EEP         0x578         Channel 13 event end-point           CH[13]TEP         0x57C         Channel 13 task end-point           CH[14]EEP         0x580         Channel 14 event end-point           CH[14]TEP         0x584         Channel 14 task end-point           CH[15]EEP         0x588         Channel 15 event end-point           CH[15]TEP         0x58C         Channel 15 task end-point           CH[16]EEP         0x590         Channel 16 event end-point           CH[16]TEP         0x594         Channel 16 task end-point           CH[17]TEP         0x598         Channel 17 event end-point           CH[17]TEP         0x59C         Channel 17 task end-point           CH[18]TEP         0x5A0         Channel 18 event end-point           CH[19]TEP         0x5A8         Channel 19 event end-point           CH[19]TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0			·
CH[12].EEP         0x570         Channel 12 event end-point           CH[12].TEP         0x574         Channel 12 task end-point           CH[13].EEP         0x578         Channel 13 event end-point           CH[13].TEP         0x57C         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 event end-point           CH[14].TEP         0x584         Channel 14 task end-point           CH[15].EEP         0x588         Channel 15 event end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 17 event end-point           CH[17].EEP         0x598         Channel 17 task end-point           CH[17].TEP         0x59C         Channel 18 event end-point           CH[18].EEP         0x5A0         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			
CH[12].TEP         0x574         Channel 12 task end-point           CH[13].EEP         0x578         Channel 13 event end-point           CH[13].TEP         0x57C         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 event end-point           CH[14].TEP         0x584         Channel 14 task end-point           CH[15].EEP         0x588         Channel 15 task end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 task end-point           CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel 19 task end-point           CHG[1]         0x804         Channel group 0           CHG[2]         0x808         Channel group 2			·
CH[13].EEP         0x578         Channel 13 event end-point           CH[13].TEP         0x57C         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 event end-point           CH[14].TEP         0x584         Channel 14 task end-point           CH[15].EEP         0x588         Channel 15 event end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 19 event end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 event end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			
CH[13].TEP         0x57C         Channel 13 task end-point           CH[14].EEP         0x580         Channel 14 event end-point           CH[14].TEP         0x584         Channel 14 task end-point           CH[15].EEP         0x588         Channel 15 event end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CH[19].TEP         0x5AC         Channel group 0           CHG[0]         0x800         Channel group 1           CHG[1]         0x804         Channel group 2			
CH[14].EEP         0x580         Channel 14 event end-point           CH[14].TEP         0x584         Channel 14 task end-point           CH[15].EEP         0x588         Channel 15 event end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			
CH[14].TEP         0x584         Channel 14 task end-point           CH[15].EEP         0x588         Channel 15 event end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			·
CH[15].EEP         0x588         Channel 15 event end-point           CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			
CH[15].TEP         0x58C         Channel 15 task end-point           CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			·
CH[16].EEP         0x590         Channel 16 event end-point           CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			·
CH[16].TEP         0x594         Channel 16 task end-point           CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			
CH[17].EEP         0x598         Channel 17 event end-point           CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			·
CH[17].TEP         0x59C         Channel 17 task end-point           CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			·
CH[18].EEP         0x5A0         Channel 18 event end-point           CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2			
CH[18].TEP         0x5A4         Channel 18 task end-point           CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2	CH[17].TEP	0x59C	Channel 17 task end-point
CH[19].EEP         0x5A8         Channel 19 event end-point           CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2	CH[18].EEP		Channel 18 event end-point
CH[19].TEP         0x5AC         Channel 19 task end-point           CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2	CH[18].TEP	0x5A4	Channel 18 task end-point
CHG[0]         0x800         Channel group 0           CHG[1]         0x804         Channel group 1           CHG[2]         0x808         Channel group 2	CH[19].EEP	0x5A8	Channel 19 event end-point
CHG[1] 0x804 Channel group 1 CHG[2] 0x808 Channel group 2	CH[19].TEP	0x5AC	Channel 19 task end-point
CHG[2] 0x808 Channel group 2	CHG[0]	0x800	Channel group 0
	CHG[1]	0x804	Channel group 1
	CHG[2]	0x808	Channel group 2
CHG[3] 0x80C Channel group 3	CHG[3]	0x80C	Channel group 3

237




Register	Offset	Description
CHG[4]	0x810	Channel group 4
CHG[5]	0x814	Channel group 5
FORK[0].TEP	0x910	Channel 0 task end-point
FORK[1].TEP	0x914	Channel 1 task end-point
FORK[2].TEP	0x918	Channel 2 task end-point
FORK[3].TEP	0x91C	Channel 3 task end-point
FORK[4].TEP	0x920	Channel 4 task end-point
FORK[5].TEP	0x924	Channel 5 task end-point
FORK[6].TEP	0x928	Channel 6 task end-point
FORK[7].TEP	0x92C	Channel 7 task end-point
FORK[8].TEP	0x930	Channel 8 task end-point
FORK[9].TEP	0x934	Channel 9 task end-point
FORK[10].TEP	0x938	Channel 10 task end-point
FORK[11].TEP	0x93C	Channel 11 task end-point
FORK[12].TEP	0x940	Channel 12 task end-point
FORK[13].TEP	0x944	Channel 13 task end-point
FORK[14].TEP	0x948	Channel 14 task end-point
FORK[15].TEP	0x94C	Channel 15 task end-point
FORK[16].TEP	0x950	Channel 16 task end-point
FORK[17].TEP	0x954	Channel 17 task end-point
FORK[18].TEP	0x958	Channel 18 task end-point
FORK[19].TEP	0x95C	Channel 19 task end-point
FORK[20].TEP	0x960	Channel 20 task end-point
FORK[21].TEP	0x964	Channel 21 task end-point
FORK[22].TEP	0x968	Channel 22 task end-point
FORK[23].TEP	0x96C	Channel 23 task end-point
FORK[24].TEP	0x970	Channel 24 task end-point
FORK[25].TEP	0x974	Channel 25 task end-point
FORK[26].TEP	0x978	Channel 26 task end-point
FORK[27].TEP	0x97C	Channel 27 task end-point
FORK[28].TEP	0x980	Channel 28 task end-point
FORK[29].TEP	0x984	Channel 29 task end-point
FORK[30].TEP	0x988	Channel 30 task end-point
FORK[31].TEP	0x98C	Channel 31 task end-point

Table 65: Register overview

# 6.15.2.1 TASKS\_CHG[n].EN (n=0..5)

Address offset:  $0x000 + (n \times 0x8)$ 

Enable channel group n




# 6.15.2.2 TASKS\_CHG[n].DIS (n=0..5)

Address offset:  $0x004 + (n \times 0x8)$ 

Disable channel group n





### 6.15.2.3 CHEN

Address offset: 0x500 Channel enable register

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value Description
A-T RW CH[i] (i=019)	Enable or disable channel i
Disabled	0 Disable channel
Enabled	1 Enable channel
U-f RW CH[i] (i=2031)	Enable or disable channel i
Disabled	0 Disable channel
Enabled	1 Enable channel

### 6.15.2.4 CHENSET

Address offset: 0x504

Channel enable set register

Read: reads value of CH{i} field in CHEN register.

Bit number		31	30 29	9 28	27	26	25	24	23 2	22 23	1 20	19	18	17	16	15 :	14 1	3 12	11	10	9	8	7 (	6 5	5 4	3	2	1	0
ID		f	e d	С	b	а	Z	Υ	X١	N V	' U	Т	S	R	Q	Р	1 0	I M	L	K	J	l I	Н	G I	F E	D	С	В	Α
Reset 0x00000000		0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	0 (	0	0	0	0	0
ID Acce Field									Des																				
A-T RW CH[i] (i=019)									Cha	nne	lie	nab	le s	et r	egi	ste	. W	ritin	g '0'	has	nc	ef	fect						
[	Disabled	0							Rea	d: cł	nan	nel	disa	able	d														
E	Enabled	1							Rea	d: cł	nan	nel	ena	ble	d														
S	Set	1							Wri	te: E	nak	ole d	ha	nne	I														
U-f RW CH[i] (i=2031)									Cha	nne	lie	nab	le s	et r	egi	stei	. W	ritin	g '0'	has	nc	ef	fect						
	Disabled	0							Rea	d: cł	nan	nel	disa	able	d														
E	Enabled	1							Rea	d: cł	nan	nel	ena	ble	d														
S	Set	1							Wri	te: E	nak	ole d	ha	nne	I														

### 6.15.2.5 CHENCLR

Address offset: 0x508

Channel enable clear register

Read: reads value of CH{i} field in CHEN register.



Bit number	31 3	30 29 28	8 27	26 2	5 24	23 2	22 21	. 20 1	19 1	8 17	16 1	15 1	4 13	12 1	1 10	9	8	7 6	5	4	3 2	1 0
ID	f	e d c	b	a Z	. Y	X١	N V	U	T 5	R	Q	P C	N	M L	. K	J	1 1	H G	F	Ε	D (	B A
Reset 0x00000000	0	0 0 0	0	0 0	0	0	0 0	0	0 0	0	0	0 0	0	0 0	0	0	0	0	0	0	0 (	0 0
ID Acce Field Value I																						
A-T RW CH[i] (i=019)						Cha	nnel	i en	able	clea	r re	giste	er. W	riting	g '0'	has	no e	effe	ct			
Disable	ed 0					Rea	d: ch	ann	el di	sable	ed											
Enable	d 1					Rea	d: ch	ann	el er	able	d											
Clear	1					Wri	te: di	isabl	e ch	anne	el											
U-f RW CH[i] (i=2031)						Cha	nnel	i en	able	clea	r re	giste	er. W	riting	g '0'	has	no e	effe	ct			
Disable	ed 0					Rea	d: ch	ann	el di	sable	ed											
Enable	d 1					Rea	d: ch	ann	el er	able	d											
Clear	1					Wri	te: di	isabl	e ch	anne	el											

# 6.15.2.6 CH[n].EEP (n=0..19)

Address offset:  $0x510 + (n \times 0x8)$ 

Channel n event end-point

Bit r	number	31 30 29 28 27 26 25 24 2	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A	
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW EEP	F	Pointer to event register. Accepts only addresses to registers
		f	rom the Event group.

# 6.15.2.7 CH[n].TEP (n=0..19)

Address offset:  $0x514 + (n \times 0x8)$ 

Channel n task end-point

										fre	am t	tha	Tac	l ar	oun															
Α		RW TEP								Pc	inte	er to	ta:	sk r	egis	ter.	Acc	ept	s or	ıly a	ddr	esse	es t	o re	gis	ters	s			
ID																														
Res	set	0x0000000	0	0	0	0 (	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 0
ID			А	Α	Α	A A	<b>Α</b> Α	Α	A	Α	Α	Α	Α	Α /	4 A	Α	Α	Α	Α	A A	A	Α	Α	Α	Α	Α	Α	Α	A .	A A
Bit	nu	mber	31	30 2	29 2	28 2	7 26	5 25	5 24	23	22	21	20 1	19 1	8 17	7 16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3	2	1 0

# 6.15.2.8 CHG[n] (n=0..5)

Address offset:  $0x800 + (n \times 0x4)$ 

Channel group n


Bit n	umber		31 30 29 28 27	26 25 24	1 23 22	21 20	19 18	3 17	16 1	5 14	13 1	.2 11	10 9	8	7	6	5	4 3	3 2	1 0
ID			f edcb	a Z Y	x w	V U	T S	R	Q F	0	N I	И L	K	- 1	Н	G	F	Ε [	С	ВА
Rese	t 0x00000000		0 0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 (	0	0	0 0	0 (	0	0	0	0	0 (	0 0	0 0
ID																				
A-T	RW CH[i] (i=019)				Includ	le or e	exclud	e ch	anne	el i										
		Excluded	0		Exclud	de														
		Included	1		Includ	le														
U-f	RW CH[i] (i=2031)				Includ	le or e	exclud	e ch	anne	el i										
		Excluded	0		Exclud	de														
		Included	1		Includ	le														



### 6.15.2.9 FORK[n].TEP (n=0..19, 20..31)

Address offset:  $0x910 + (n \times 0x4)$ 

Channel n task end-point



# 6.16 PWM — Pulse width modulation

The pulse with modulation (PWM) module enables the generation of pulse width modulated signals on GPIO. The module implements an up or up-and-down counter with four PWM channels that drive assigned GPIOs.

The following are the main features of a PWM module:

- Programmable PWM frequency
- · Up to four PWM channels with individual polarity and duty cycle values
- Edge or center-aligned pulses across PWM channels
- Multiple duty cycle arrays (sequences) defined in RAM
- Autonomous and glitch-free update of duty cycle values directly from memory through EasyDMA (no CPU involvement)
- Change of polarity, duty cycle, and base frequency possibly on every PWM period
- RAM sequences can be repeated or connected into loops




Figure 73: PWM module

### 6.16.1 Wave counter

The wave counter is responsible for generating the pulses at a duty cycle that depends on the compare values, and at a frequency that depends on COUNTERTOP.



There is one common 15-bit counter with four compare channels. Thus, all four channels will share the same period (PWM frequency), but can have individual duty cycle and polarity. The polarity is set by a value read from RAM (see figure Decoder memory access modes on page 245). Whether the counter counts up, or up and down, is controlled by the MODE register.

The timer top value is controlled by the COUNTERTOP register. This register value, in conjunction with the selected PRESCALER of the PWM\_CLK, will result in a given PWM period. A COUNTERTOP value smaller than the compare setting will result in a state where no PWM edges are generated. OUT[n] is held high, given that the polarity is set to FallingEdge. All compare registers are internal and can only be configured through decoder presented later. COUNTERTOP can be safely written at any time.

Sampling follows the START task. If DECODER.LOAD=WaveForm, the register value is ignored and taken from RAM instead (see section Decoder with EasyDMA on page 245 for more details). If DECODER.LOAD is anything else than the WaveForm, it is sampled following a STARTSEQ[n] task and when loading a new value from RAM during a sequence playback.

The following figure shows the counter operating in up mode (MODE=PWM\_MODE\_Up), with three PWM channels with the same frequency but different duty cycle:




Figure 74: PWM counter in up mode example - FallingEdge polarity

The counter is automatically reset to zero when COUNTERTOP is reached and OUT[n] will invert. OUT[n] is held low if the compare value is 0 and held high if set to COUNTERTOP, given that the polarity is set to



FallingEdge. Counter running in up mode results in pulse widths that are edge-aligned. The following is the code for the counter in up mode example:

```
uint16 t pwm seq[4] = {PWM CH0 DUTY, PWM CH1 DUTY, PWM CH2 DUTY, PWM CH3 DUTY};
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                         (PWM PSEL OUT CONNECT Connected <<
                                                   PWM PSEL OUT CONNECT Pos);
NRF_PWM0->PSEL.OUT[1] = (second_pin << PWM_PSEL_OUT_PIN_Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                   PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF_PWM0->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);</pre>
NRF_PWM0->PRESCALER = (PWM_PRESCALER_PRESCALER_DIV_1 <<
                                                   PWM_PRESCALER_PRESCALER_Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
NRF_PWM0->LOOP = (PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos);
NRF PWM0->DECODER = (PWM DECODER LOAD Individual << PWM DECODER LOAD Pos) |
                       (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF_PWM0->SEQ[0].PTR = ((uint32_t)(pwm_seq) << PWM_SEQ_PTR_PTR_Pos);
NRF_PWM0->SEQ[0].CNT = ((sizeof(pwm_seq) / sizeof(uint16_t)) <<
                                                   PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

When the counter is running in up mode, the following formula can be used to compute the PWM period and the step size:

```
PWM period: T_{PWM (Up)} = T_{PWM \_CLK} * COUNTERTOP
Step width/Resolution: T_{steps} = T_{PWM \_CLK}
```

The following figure shows the counter operating in up-and-down mode (MODE=PWM\_MODE\_UpAndDown), with two PWM channels with the same frequency but different duty cycle and output polarity:






Figure 75: PWM counter in up-and-down mode example

The counter starts decrementing to zero when COUNTERTOP is reached and will invert the OUT[n] when compare value is hit for the second time. This results in a set of pulses that are center-aligned. The following is the code for the counter in up-and-down mode example:

```
uint16 t pwm seq[4] = {PWM CH0 DUTY, PWM CH1 DUTY, PWM CH2 DUTY, PWM CH3 DUTY};
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                        (PWM_PSEL_OUT_CONNECT_Connected <<
                                                PWM PSEL OUT CONNECT Pos);
NRF PWM0->PSEL.OUT[1] = (second pin << PWM PSEL OUT PIN Pos) |
                        (PWM PSEL OUT CONNECT Connected <<
                                                PWM PSEL OUT CONNECT Pos);
                     = (PWM ENABLE ENABLE Enabled << PWM ENABLE ENABLE Pos);
NRF PWM0->ENABLE
NRF_PWM0->MODE
                     = (PWM MODE UPDOWN UpAndDown << PWM MODE UPDOWN Pos);
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                PWM PRESCALER PRESCALER Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
NRF PWM0->LOOP
               = (PWM LOOP CNT Disabled << PWM LOOP CNT Pos);
NRF PWM0->DECODER = (PWM DECODER LOAD Individual << PWM DECODER LOAD Pos) |
                     (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t) (pwm seq) << PWM SEQ PTR PTR Pos);
NRF_PWM0->SEQ[0].CNT = ((sizeof(pwm_seq) / sizeof(uint16_t)) <<
                                                PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF_PWM0->TASKS_SEQSTART[0] = 1;
```

When the counter is running in up-and-down mode, the following formula can be used to compute the PWM period and the step size:


```
T_{\text{PWM (Up And Down)}} = T_{\text{PWM\_CLK}} * 2 * \text{COUNTERTOP}
Step width/Resolution: T_{\text{steps}} = T_{\text{PWM CLK}} * 2
```



### 6.16.2 Decoder with EasyDMA

The decoder uses EasyDMA to take PWM parameters stored in RAM and update the internal compare registers of the wave counter, based on the mode of operation.

PWM parameters are organized into a sequence containing at least one half word (16 bit). Its most significant bit[15] denotes the polarity of the OUT[n] while bit[14:0] is the 15-bit compare value.



The DECODER register controls how the RAM content is interpreted and loaded into the internal compare registers. The LOAD field controls if the RAM values are loaded to all compare channels, or to update a group or all channels with individual values. The following figure illustrates how parameters stored in RAM are organized and routed to various compare channels in different modes:




Figure 76: Decoder memory access modes

A special mode of operation is available when DECODER.LOAD is set to WaveForm. In this mode, up to three PWM channels can be enabled - OUT[0] to OUT[2]. In RAM, four values are loaded at a time: the first, second and third location are used to load the values, and the fourth RAM location is used to load the COUNTERTOP register. This way one can have up to three PWM channels with a frequency base that changes on a per PWM period basis. This mode of operation is useful for arbitrary wave form generation in applications, such as LED lighting.



The register SEQ[n].REFRESH=N (one per sequence n=0 or 1) will instruct a new RAM stored pulse width value on every (N+1)<sup>th</sup> PWM period. Setting the register to zero will result in a new duty cycle update every PWM period, as long as the minimum PWM period is observed.

Note that registers SEQ[n].REFRESH and SEQ[n].ENDDELAY are ignored when DECODER.MODE=NextStep. The next value is loaded upon every received NEXTSTEP task.

SEQ[n].PTR is the pointer used to fetch COMPARE values from RAM. If the SEQ[n].PTR is not pointing to a RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions. After the SEQ[n].PTR is set to the desired RAM location, the SEQ[n].CNT register must be set to number of 16-bit half words in the sequence. It is important to observe that the Grouped mode requires one half word per group, while the Single mode requires one half word per channel, thus increasing the RAM size occupation. If PWM generation is not running when the SEQSTART[n] task is triggered, the task will load the first value from RAM and then start the PWM generation. A SEQSTARTED[n] event is generated as soon as the EasyDMA has read the first PWM parameter from RAM and the wave counter has started executing it. When LOOP.CNT=0, sequence n=0 or 1 is played back once. After the last value in the sequence has been loaded and started executing, a SEQEND[n] event is generated. The PWM generation will then continue with the last loaded value. The following figure illustrates an example of such simple playback:




Figure 77: Simple sequence example



Figure depicts the source code used for configuration and timing details in a sequence where only sequence 0 is used and only run once with a new PWM duty cycle for each period.

```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                         (PWM PSEL OUT CONNECT Connected <<
                                                   PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF_PWM0->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);</pre>
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                    PWM PRESCALER PRESCALER Pos);
NRF_PWM0->COUNTERTOP = (16000 << PWM_COUNTERTOP_COUNTERTOP_Pos); //1 msec
NRF_PWM0->LOOP = (PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos);
NRF_PWM0->DECODER = (PWM_DECODER_LOAD_Common << PWM_DECODER_LOAD_Pos) |
                       (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t)(seq0 ram) << PWM SEQ PTR PTR Pos);
NRF PWM0->SEQ[0].CNT = ((sizeof(seq0 ram) / sizeof(uint16 t)) <<
                                                    PWM SEQ CNT CNT Pos);
NRF_PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

To completely stop the PWM generation and force the associated pins to a defined state, a STOP task can be triggered at any time. A STOPPED event is generated when the PWM generation has stopped at the end of currently running PWM period, and the pins go into their idle state as defined in GPIO OUT register. PWM generation can then only be restarted through a SEQSTART[n] task. SEQSTART[n] will resume PWM generation after having loaded the first value from the RAM buffer defined in the SEQ[n].PTR register.

The table below indicates when specific registers get sampled by the hardware. Care should be taken when updating these registers to avoid that values are applied earlier than expected.



Register	Taken into account by hardware	Recommended (safe) update
SEQ[n].PTR	When sending the SEQSTART[n] task	After having received the SEQSTARTED[n] event
SEQ[n].CNT	When sending the SEQSTART[n] task	After having received the SEQSTARTED[n] event
SEQ[0].ENDDELAY	When sending the SEQSTART[0] task	Before starting sequence [0] through a SEQSTART[0] task
	Every time a new value from sequence [0] has been loaded from	When no more value from sequence [0] gets loaded from RAM
	RAM and gets applied to the Wave Counter (indicated by the	(indicated by the SEQEND[0] event)
	PWMPERIODEND event)	At any time during sequence [1] (which starts when the
		SEQSTARTED[1] event is generated)
SEQ[1].ENDDELAY	When sending the SEQSTART[1] task	Before starting sequence [1] through a SEQSTART[1] task
	Every time a new value from sequence [1] has been loaded from	When no more value from sequence [1] gets loaded from RAM
	RAM and gets applied to the Wave Counter (indicated by the	(indicated by the SEQEND[1] event)
	PWMPERIODEND event)	At any time during sequence [0] (which starts when the
		SEQSTARTED[0] event is generated)
SEQ[0].REFRESH	When sending the SEQSTART[0] task	Before starting sequence [0] through a SEQSTART[0] task
	Every time a new value from sequence [0] has been loaded from	At any time during sequence [1] (which starts when the
	RAM and gets applied to the Wave Counter (indicated by the	SEQSTARTED[1] event is generated)
	PWMPERIODEND event)	
SEQ[1].REFRESH	When sending the SEQSTART[1] task	Before starting sequence [1] through a SEQSTART[1] task
	Every time a new value from sequence [1] has been loaded from	At any time during sequence [0] (which starts when the
	RAM and gets applied to the Wave Counter (indicated by the PWMPERIODEND event)	SEQSTARTED[0] event is generated)
COUNTERTOP	In DECODER.LOAD=WaveForm: this register is ignored.	Before starting PWM generation through a SEQSTART[n] task
	In all other LOAD modes: at the end of current PWM period	After a STOP task has been triggered, and the STOPPED event has
	(indicated by the PWMPERIODEND event)	been received.
MODE	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
DECODER	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
PRESCALER	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
LOOP	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
PSEL.OUT[n]	Immediately	Before enabling the PWM instance through the ENABLE register

Table 66: When to safely update PWM registers

**Note:** SEQ[n].REFRESH and SEQ[n].ENDDELAY are ignored at the end of a complex sequence, indicated by a LOOPSDONE event. The reason for this is that the last value loaded from RAM is maintained until further action from software (restarting a new sequence, or stopping PWM generation).

A more complex example, where LOOP.CNT>0, is shown in the following figure:






Figure 78: Example using two sequences

In this case, an automated playback takes place, consisting of SEQ[0], delay 0, SEQ[1], delay 1, then again SEQ[0], etc. The user can choose to start a complex playback with SEQ[0] or SEQ[1] through sending the SEQSTART[0] or SEQSTART[1] task. The complex playback always ends with delay 1.

The two sequences 0 and 1 are defined by the addresses of value tables in RAM (pointed to by SEQ[n].PTR) and the buffer size (SEQ[n].CNT). The rate at which a new value is loaded is defined individually for each sequence by SEQ[n].REFRESH. The chaining of sequence 1 following the sequence 0 is implicit, the LOOP.CNT register allows the chaining of sequence 1 to sequence 0 for a determined number of times. In other words, it allows to repeat a complex sequence a number of times in a fully automated way.

In the following code example, sequence 0 is defined with SEQ[0].REFRESH set to 1, meaning that a new PWM duty cycle is pushed every second PWM period. This complex sequence is started with the SEQSTART[0] task, so SEQ[0] is played first. Since SEQ[0].ENDDELAY=1 there will be one PWM period delay between last period on sequence 0 and the first period on sequence 1. Since SEQ[1].ENDDELAY=0 there is no delay 1, so SEQ[0] would be started immediately after the end of SEQ[1]. However, as LOOP.CNT is



1, the playback stops after having played SEQ[1] only once, and both SEQEND[1] and LOOPSDONE are generated (their order is not guaranteed in this case).

```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                         (PWM PSEL OUT CONNECT Connected <<
                                                   PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF_PWM0->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);</pre>
NRF_PWM0->PRESCALER = (PWM_PRESCALER_PRESCALER DIV 1 <<
                                                    PWM PRESCALER PRESCALER Pos);
NRF_PWM0->COUNTERTOP = (16000 << PWM_COUNTERTOP_COUNTERTOP_Pos); //1 msec
NRF_PWM0->LOOP = (1 << PWM_LOOP_CNT_Pos);</pre>
NRF_PWM0->DECODER = (PWM_DECODER_LOAD_Common << PWM_DECODER_LOAD_Pos) |
                       (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF_PWM0->SEQ[0].PTR = ((uint32_t)(seq0_ram) << PWM_SEQ_PTR_PTR_Pos);</pre>
NRF PWM0->SEQ[0].CNT = ((sizeof(seq0 ram) / sizeof(uint16 t)) <<
                                                    PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[0].REFRESH = 1;
NRF PWM0->SEQ[0].ENDDELAY = 1;
NRF PWM0->SEQ[1].PTR = ((uint32 t)(seq1 ram) << PWM SEQ PTR PTR Pos);
NRF_PWM0->SEQ[1].CNT = ((sizeof(seq1_ram) / sizeof(uint16_t)) <<
                                                   PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[1].REFRESH = 0;
NRF PWM0->SEQ[1].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

The decoder can also be configured to asynchronously load new PWM duty cycle. If the DECODER.MODE register is set to NextStep, then the NEXTSTEP task will cause an update of internal compare registers on the next PWM period.

The following figures provide an overview of each part of an arbitrary sequence, in various modes (LOOP.CNT=0 and LOOP.CNT>0). In particular, the following are represented:

- Initial and final duty cycle on the PWM output(s)
- Chaining of SEQ[0] and SEQ[1] if LOOP.CNT>0
- Influence of registers on the sequence
- Events generated during a sequence
- DMA activity (loading of next value and applying it to the output(s))






Figure 79: Single shot (LOOP.CNT=0)

Note: The single-shot example also applies to SEQ[1]. Only SEQ[0] is represented for simplicity.




Figure 80: Complex sequence (LOOP.CNT>0) starting with SEQ[0]






Figure 81: Complex sequence (LOOP.CNT>0) starting with SEQ[1]

**Note:** If a sequence is in use in a simple or complex sequence, it must have a length of SEQ[n].CNT > 0.

#### 6.16.3 Limitations

Previous compare value is repeated if the PWM period is shorter than the time it takes for the EasyDMA to retrieve from RAM and update the internal compare registers. This is to ensure a glitch-free operation even for very short PWM periods.

# 6.16.4 Pin configuration

The OUT[n] (n=0..3) signals associated with each PWM channel are mapped to physical pins according to the configuration of PSEL.OUT[n] registers. If PSEL.OUT[n].CONNECT is set to Disconnected, the associated PWM module signal will not be connected to any physical pins.

The PSEL.OUT[n] registers and their configurations are used as long as the PWM module is enabled and the PWM generation active (wave counter started). They are retained only as long as the device is in System ON mode (see section POWER for more information about power modes).

To ensure correct behavior in the PWM module, the pins that are used must be configured in the GPIO peripheral in the following way before the PWM module is enabled:

PWM signal	PWM pin	Direction	Output value	Comment
OUT[n]	As specified in PSEL.OUT[n]	Output	0	Idle state defined in GPIO OUT
	(n=03)			register

Table 67: Recommended GPIO configuration before starting PWM generation



The idle state of a pin is defined by the OUT register in the GPIO module, to ensure that the pins used by the PWM module are driven correctly. If PWM generation is stopped by triggering a STOP task, the PWM module itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected pins (I/Os) for as long as the PWM module is supposed to be connected to an external PWM circuit.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

# 6.16.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4001C000	PWM	PWM0	Pulse width modulation unit 0	
0x40021000	PWM	PWM1	Pulse width modulation unit 1	
0x40022000	PWM	PWM2	Pulse width modulation unit 2	
0x4002D000	PWM	PWM3	Pulse width modulation unit 3	

Table 68: Instances

Register	Offset	Description
TASKS_STOP	0x004	Stops PWM pulse generation on all channels at the end of current PWM period, and stops
		sequence playback
TASKS_SEQSTART[0]	0x008	Loads the first PWM value on all enabled channels from sequence 0, and starts playing
		that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM
		generation to start if not running.
TASKS_SEQSTART[1]	0x00C	Loads the first PWM value on all enabled channels from sequence 1, and starts playing
		that sequence at the rate defined in SEQ[1]REFRESH and/or DECODER.MODE. Causes PWM
		generation to start if not running.
TASKS_NEXTSTEP	0x010	Steps by one value in the current sequence on all enabled channels if
		DECODER.MODE=NextStep. Does not cause PWM generation to start if not running.
EVENTS_STOPPED	0x104	Response to STOP task, emitted when PWM pulses are no longer generated
EVENTS_SEQSTARTED[0]	0x108	First PWM period started on sequence 0
EVENTS_SEQSTARTED[1]	0x10C	First PWM period started on sequence 1
EVENTS_SEQEND[0]	0x110	Emitted at end of every sequence 0, when last value from RAM has been applied to wave
		counter
EVENTS_SEQEND[1]	0x114	Emitted at end of every sequence 1, when last value from RAM has been applied to wave
		counter
EVENTS_PWMPERIODEND	0x118	Emitted at the end of each PWM period
EVENTS_LOOPSDONE	0x11C	Concatenated sequences have been played the amount of times defined in LOOP.CNT
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	PWM module enable register
MODE	0x504	Selects operating mode of the wave counter
COUNTERTOP	0x508	Value up to which the pulse generator counter counts
PRESCALER	0x50C	Configuration for PWM_CLK
DECODER	0x510	Configuration of the decoder
LOOP	0x514	Number of playbacks of a loop
SEQ[0].PTR	0x520	Beginning address in RAM of this sequence
SEQ[0].CNT	0x524	Number of values (duty cycles) in this sequence
SEQ[0].REFRESH	0x528	Number of additional PWM periods between samples loaded into compare register
SEQ[0].ENDDELAY	0x52C	Time added after the sequence
SEQ[1].PTR	0x540	Beginning address in RAM of this sequence


Register	Offset	Description
SEQ[1].CNT	0x544	Number of values (duty cycles) in this sequence
SEQ[1].REFRESH	0x548	Number of additional PWM periods between samples loaded into compare register
SEQ[1].ENDDELAY	0x54C	Time added after the sequence
PSEL.OUT[0]	0x560	Output pin select for PWM channel 0
PSEL.OUT[1]	0x564	Output pin select for PWM channel 1
PSEL.OUT[2]	0x568	Output pin select for PWM channel 2
PSEL.OUT[3]	0x56C	Output pin select for PWM channel 3

Table 69: Register overview

### 6.16.5.1 TASKS\_STOP

Address offset: 0x004


Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback



### 6.16.5.2 TASKS\_SEQSTART[n] (n=0..1)

Address offset:  $0x008 + (n \times 0x4)$ 

Loads the first PWM value on all enabled channels from sequence n, and starts playing that sequence at the rate defined in SEQ[n]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.



### 6.16.5.3 TASKS\_NEXTSTEP

Address offset: 0x010

Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep. Does not cause PWM generation to start if not running.



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value Description
A W TASKS_NEXTSTEP	Steps by one value in the current sequence on all enabled
	channels if DECODER.MODE=NextStep. Does not cause
	PWM generation to start if not running.
Trigger	1 Trigger task

## 6.16.5.4 EVENTS\_STOPPED

Address offset: 0x104


Response to STOP task, emitted when PWM pulses are no longer generated

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_STOPPED			Response to STOP task, emitted when PWM pulses are no
				longer generated
		NotGenerated	0	Event not generated
		Generated	1	Event generated

### 6.16.5.5 EVENTS\_SEQSTARTED[n] (n=0..1)

Address offset:  $0x108 + (n \times 0x4)$ 


First PWM period started on sequence n



## 6.16.5.6 EVENTS\_SEQEND[n] (n=0..1)

Address offset:  $0x110 + (n \times 0x4)$ 

Emitted at end of every sequence n, when last value from RAM has been applied to wave counter






## 6.16.5.7 EVENTS\_PWMPERIODEND

Address offset: 0x118


Emitted at the end of each PWM period



### 6.16.5.8 EVENTS LOOPSDONE

Address offset: 0x11C

Concatenated sequences have been played the amount of times defined in LOOP.CNT



#### 6.16.5.9 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW SEQENDO_STOP			Shortcut between event SEQEND[0] and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW SEQEND1_STOP			Shortcut between event SEQEND[1] and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
С	RW LOOPSDONE_SEQSTART	0		Shortcut between event LOOPSDONE and task SEQSTART[0]
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW LOOPSDONE_SEQSTART	1		Shortcut between event LOOPSDONE and task SEQSTART[1]
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
E	RW LOOPSDONE_STOP			Shortcut between event LOOPSDONE and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut



# 6.16.5.10 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nui	mher		3	1 30	29 :	28.2	7 26	5 25	5 24	23	22 2	21 20	า 19	18	17	16	15 '	14 1	3 11	2 11	10	9	8	7 (	5 5	. 4	3	2	1	n
	mber			1 30	232	20 2	. / 2	0 20	J 27	23	222	-1 2	5 15	, 10	, 1,	10	15.	171	.5 12		10		_					_		
ID																								Н	o 1	- Е	D	C	В	
Reset	0x00000000		0	0	0	0 (	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0 (	) (	0	0	0	0	0
																														1
В	RW STOPPED									Ena	able	or c	disal	ble	inte	rru	pt f	or e	even	t ST	OPF	PED								
		Disabled	0							Dis	sable	9																		
		Enabled	1							Ena	able																			
C-D	RW SEQSTARTED[i] (i=01)									Ena	able	ord	disal	ble	inte	rru	pt f	or e	even	t SE	QS1	AR	TED	[i]						
		Disabled	0							Dis	sable	9																		
		Enabled	1							Ena	able																			
E-F	RW SEQEND[i] (i=01)									Ena	able	or c	disal	ble	inte	rru	pt f	or e	even	t SE	QEN	ND[	i]							
		Disabled	0							Dis	sable	e																		
		Enabled	1							Ena	able																			
G	RW PWMPERIODEND									Ena	able	ord	disal	ble	inte	rru	pt f	or e	even	t PV	VM	PER	100	EN	D					
		Disabled	0							Dis	sable	9																		
		Enabled	1							Ena	able																			
Н	RW LOOPSDONE									Ena	able	or c	disal	ble	inte	rru	pt f	or e	even	t LC	OP:	SDC	ONE							
		Disabled	0							Dis	sable	9																		
		Enabled	1							Ena	able																			

## 6.16.5.11 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				HGFEDCB
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
В	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C-D	RW SEQSTARTED[i] (i=01)			Write '1' to enable interrupt for event SEQSTARTED[i]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E-F	RW SEQEND[i] (i=01)			Write '1' to enable interrupt for event SEQEND[i]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW PWMPERIODEND			Write '1' to enable interrupt for event PWMPERIODEND
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW LOOPSDONE			Write '1' to enable interrupt for event LOOPSDONE
		Set	1	Enable
		Disabled	0	Read: Disabled





Reset 0x000000000         0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reset 0x000000000 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	HGFEDCB
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1	6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

## 6.16.5.12 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				HGFEDCB
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
В	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C-D	RW SEQSTARTED[i] (i=01)			Write '1' to disable interrupt for event SEQSTARTED[i]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E-F	RW SEQEND[i] (i=01)			Write '1' to disable interrupt for event SEQEND[i]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW PWMPERIODEND			Write '1' to disable interrupt for event PWMPERIODEND
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW LOOPSDONE			Write '1' to disable interrupt for event LOOPSDONE
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

### 6.16.5.13 ENABLE

Address offset: 0x500

PWM module enable register


Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW ENABLE			Enable or disable PWM module
		Disabled	0	Disabled
		Enabled	1	Enable

### 6.16.5.14 MODE

Address offset: 0x504

Selects operating mode of the wave counter





### 6.16.5.15 COUNTERTOP

Address offset: 0x508

Value up to which the pulse generator counter counts

Bit r	umber	31	30 2	29 2	8 27	26	25 :	24	23 :	22	21	20 1	19 1	8 1	7 16	15	14	13 :	L2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
ID																	Α	Α	A A	Δ Δ	Α	Α	Α	Α	Α	Α	Δ /	4 Α	Α
Res	et 0x000003FF	0	0	0 (	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	0 0	1	1	1	1	1	1	1 1	1 1	1
ID									Des																				
Α	RW COUNTERTOP	[3	327	767]				,	Val	ue	up	to v	vhic	h th	ne p	ulse	e ge	ner	atoı	r co	unte	er co	oun	ts.	Thi	s			
									reg	iste	er is	igr	ore	d w	her	DE	СО	DER	.M	DDE	=W	ave	For	m a	nd				
									onl	ly v	alue	es f	rom	RA	Ма	re ı	ıse	d.											

### 6.16.5.16 PRESCALER

Address offset: 0x50C

Configuration for PWM\_CLK

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			ААА
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW PRESCALER			Prescaler of PWM_CLK
	DIV_1	0	Divide by 1 (16 MHz)
	DIV_2	1	Divide by 2 (8 MHz)
	DIV_4	2	Divide by 4 (4 MHz)
	DIV_8	3	Divide by 8 (2 MHz)
	DIV_16	4	Divide by 16 (1 MHz)
	DIV_32	5	Divide by 32 (500 kHz)
	DIV_64	6	Divide by 64 (250 kHz)
	DIV_128	7	Divide by 128 (125 kHz)

### 6.16.5.17 DECODER

Address offset: 0x510

Configuration of the decoder



Bit num	nber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A A
Reset 0	0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID A				Description
A F	RW LOAD			How a sequence is read from RAM and spread to the
				compare register
		Common	0	1st half word (16-bit) used in all PWM channels 03
		Grouped	1	1st half word (16-bit) used in channel 01; 2nd word in
				channel 23
		Individual	2	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in ch.3
		WaveForm	3	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in
				COUNTERTOP
B F	RW MODE			Selects source for advancing the active sequence
		RefreshCount	0	SEQ[n].REFRESH is used to determine loading internal
				compare registers
		NextStep	1	NEXTSTEP task causes a new value to be loaded to internal
				compare registers

#### 6.16.5.18 LOOP

Address offset: 0x514


Number of playbacks of a loop

Bit n	umber		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW CNT			Number of playbacks of pattern cycles
		Disabled	0	Looping disabled (stop at the end of the sequence)

# 6.16.5.19 SEQ[n].PTR (n=0..1)

Address offset:  $0x520 + (n \times 0x20)$ 

Beginning address in RAM of this sequence



**Note:** See the memory chapter for details about which memories are available for EasyDMA.

# 6.16.5.20 SEQ[n].CNT (n=0..1)

Address offset:  $0x524 + (n \times 0x20)$ 

Number of values (duty cycles) in this sequence



Bit n	umber		31 30	0 29	28	27 2	6 2	:5 24	23	3 22	21	20 1	19 1	18 1	7 16	5 15	14	13	12	11 1	LO	9	8	7 6	5 5	4	3	2	1 0
ID																	Α	Α	Α	Α	Α.	Α.	Α,	\ <i>A</i>	Λ Δ	A	Α	Α	A A
Rese	t 0x00000000		0 0	0	0	0 0	) (	0 0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	) (	0	0	0	0	0 0
ID																													
Α	RW CNT								N	uml	oer	of v	alu	es (d	duty	су(	cles	) in	thi	s se	que	enc	e						
		Disabled	0						Se	eque	enc	e is (	disa	ble	d, a	nd :	sha	ll ne	ot b	e st	art	ed a	as i	is	emį	oty			

### 6.16.5.21 SEQ[n].REFRESH (n=0..1)


Address offset:  $0x528 + (n \times 0x20)$ 

Number of additional PWM periods between samples loaded into compare register

Bit n	umber		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				A A A A A A A A A A A A A A A A A A A
Rese	t 0x00000001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW CNT			Number of additional PWM periods between samples
				loaded into compare register (load every REFRESH.CNT+1
				PWM periods)
		Continuous	0	Update every PWM period

## 6.16.5.22 SEQ[n].ENDDELAY (n=0..1)

Address offset:  $0x52C + (n \times 0x20)$ Time added after the sequence



### 6.16.5.23 PSEL.OUT[n] (n=0..3)

Address offset:  $0x560 + (n \times 0x4)$ Output pin select for PWM channel n

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

# 6.17 QDEC — Quadrature decoder

The Quadrature decoder (QDEC) provides buffered decoding of quadrature-encoded sensor signals. It is suitable for mechanical and optical sensors.



The sample period and accumulation are configurable to match application requirements. The QDEC provides the following:

- Decoding of digital waveform from off-chip quadrature encoder.
- Sample accumulation eliminating hard real-time requirements to be enforced on application.
- Optional input de-bounce filters.
- Optional LED output signal for optical encoders.




Figure 82: Quadrature decoder configuration

# 6.17.1 Sampling and decoding

The QDEC decodes the output from an incremental motion encoder by sampling the QDEC phase input pins (A and B).

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms, phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by which of these two waveforms that changes level first. Invalid transitions may occur, that is when the two waveforms switch simultaneously. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

If the SAMPLEPER value needs to be changed, the QDEC shall be stopped using the STOP task. SAMPLEPER can be then changed upon receiving the STOPPED event, and QDEC can be restarted using the START task. Failing to do so may result in unpredictable behaviour.



It is good practice to change other registers (LEDPOL, REPORTPER, DBFEN and LEDPRE) only when the QDEC is stopped.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in the table below.

Previo		Curre		SAMPLE	ACC operation		Description
samp - 1)	le pair(n	samp pair(r		register		operation	
Α	В	Α	В				
0	0	0	0	0	No change	No change	No movement
0	0	0	1	1	Increment	No change	Movement in positive direction
0	0	1	0	-1	Decrement	No change	Movement in negative direction
0	0	1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
0	1	0	1	0	No change	No change	No movement
0	1	1	0	2	No change	Increment	Error: Double transition
0	1	1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
1	0	0	1	2	No change	Increment	Error: Double transition
1	0	1	0	0	No change	No change	No movement
1	0	1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
1	1	0	1	-1	Decrement	No change	Movement in negative direction
1	1	1	0	1	Increment	No change	Movement in positive direction
1	1	1	1	0	No change	No change	No movement

Table 70: Sampled value encoding

### 6.17.2 LED output

The LED output follows the sample period, and the LED is switched on a given period before sampling and switched off immediately after the inputs are sampled. The period the LED is switched on before sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

For using off-chip mechanical encoders not requiring a LED, the LED output can be disabled by writing value 'Disconnected' to the CONNECT field of the PSEL.LED register. In this case the QDEC will not acquire access to a LED output pin and the pin can be used for other purposes by the CPU.

### 6.17.3 Debounce filters

Each of the two-phase inputs have digital debounce filters.

When enabled through the DBFEN register, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register), and the filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter, and any signal with a steady state shorter than SAMPLEPER will always be suppressed by the filter. (This is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

NORDIC® SEMICONDUCTOR

Note that when when the debounce filters are enabled, displacements reported by the QDEC peripheral are delayed by one SAMPLEPER period.

#### 6.17.4 Accumulators

The quadrature decoder contains two accumulator registers, ACC and ACCDBL, that accumulate respectively valid motion sample values and the number of detected invalid samples (double transitions).

The ACC register will accumulate all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register the application does not need to read every single sample from the SAMPLE register, but can instead fetch the ACC register whenever it fits the application. The ACC register will always hold the relative movement of the external mechanical device since the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event will be generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause an ACC overflow or underflow will be discarded, but any samples not causing the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

The ACC register can be separately cleared by the RDCLRACC and subsequently read using the ACCREAD registers.

The ACCDBL register can be separately cleared by the RDCLRDBL and subsequently read using the ACCDBLREAD registers.

The REPORTPER register allows automating the capture of several samples before it can send out a REPORTRDY event in case a non-null displacement has been captured and accumulated, and a DBLRDY event in case one or more double-displacements have been captured and accumulated. The REPORTPER field in this register selects after how many samples the accumulators contents are evaluated to send (or not) REPORTRDY and DBLRDY events.

Using the RDCLRACC task (manually sent upon receiving the event, or using the DBLRDY\_RDCLRACC shortcut), ACCREAD can then be read.

In case at least one double transition has been captured and accumulated, a DBLRDY event is sent. Using the RDCLRDBL task (manually sent upon receiving the event, or using the DBLRDY\_RDCLRDBL shortcut), ACCDBLREAD can then be read.

# 6.17.5 Output/input pins

The QDEC uses a three-pin interface to the off-chip quadrature encoder.

These pins will be acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers to be used for the QDEC are selected using the PSEL.n registers.

# 6.17.6 Pin configuration

The Phase A, Phase B, and LED signals are mapped to physical pins according to the configuration specified in the PSEL.A, PSEL.B, and PSEL.LED registers respectively.

If the CONNECT field value 'Disconnected' is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSEL.A, PSEL.B, and PSEL.LED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode.

NORDIC

When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN\_CNF[n] register.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 265 before enabling the QDEC. This configuration must be retained in the GPIO for the selected IOs as long as the QDEC is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

QDEC signal	QDEC pin	Direction	Output value	Comment
Phase A	As specified in PSEL.A	Input	Not applicable	
Phase B	As specified in PSEL.B	Input	Not applicable	
LED	As specified in PSEL.LED	Input	Not applicable	

Table 71: GPIO configuration before enabling peripheral

# 6.17.7 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40012000	QDEC	QDEC	Quadrature decoder	

Table 72: Instances

Register	Offset	Description
TASKS_START	0x000	Task starting the quadrature decoder
TASKS_STOP	0x004	Task stopping the quadrature decoder
TASKS_READCLRACC	0x008	Read and clear ACC and ACCDBL
TASKS_RDCLRACC	0x00C	Read and clear ACC
TASKS_RDCLRDBL	0x010	Read and clear ACCDBL
EVENTS_SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register
EVENTS_REPORTRDY	0x104	Non-null report ready
EVENTS_ACCOF	0x108	ACC or ACCDBL register overflow
EVENTS_DBLRDY	0x10C	Double displacement(s) detected
EVENTS_STOPPED	0x110	QDEC has been stopped
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable the quadrature decoder
LEDPOL	0x504	LED output pin polarity
SAMPLEPER	0x508	Sample period
SAMPLE	0x50C	Motion sample value
REPORTPER	0x510	Number of samples to be taken before REPORTRDY and DBLRDY events can be generated
ACC	0x514	Register accumulating the valid transitions
ACCREAD	0x518	Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task
PSEL.LED	0x51C	Pin select for LED signal
PSEL.A	0x520	Pin select for A signal
PSEL.B	0x524	Pin select for B signal
DBFEN	0x528	Enable input debounce filters
LEDPRE	0x540	Time period the LED is switched ON prior to sampling
ACCDBL	0x544	Register accumulating the number of detected double transitions



Register	Offset	Description
ACCDBLREAD	0x548	Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task

Table 73: Register overview

### 6.17.7.1 TASKS\_START

Address offset: 0x000

Task starting the quadrature decoder

When started, the SAMPLE register will be continuously updated at the rate given in the SAMPLEPER register.

Bit number			31 30 2	9 28 2	7 26 2	25 24	23 2	22 2	1 20	19 3	18 17	16	15 1	4 13	12 1	1 10	9 8	7	6	5 4	1 3	2	1 0
ID																							А
Reset 0x00	000000		0 0 0	0 0	0	0 0	0	0 0	0 0	0	0 0	0	0 (	0 0	0 (	0	0 0	0	0	0 (	0	0	0 0
ID Acce																							
A W	TASKS_START						Tasl	k sta	arting	g the	e qua	dra	ture	deco	der								
							Wh	en s	tarte	ed, t	he S	٩M۶	LE r	egist	er wi	ll be	conti	nuo	usly	,			
							upd	dated	d at 1	the i	rate (	give	n in	the S	AMF	LEPE	R reg	iste	r.				
		Trigger	1				Trig	ger	task														

### 6.17.7.2 TASKS STOP

Address offset: 0x004

Task stopping the quadrature decoder


Bit n	umber		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STOP			Task stopping the quadrature decoder
		Trigger	1	Trigger task

### 6.17.7.3 TASKS READCLRACC

Address offset: 0x008

Read and clear ACC and ACCDBL

Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done atomically.








### 6.17.7.4 TASKS\_RDCLRACC

Address offset: 0x00C

Read and clear ACC


Task transferring the content of ACC to ACCREAD, and then clearing the ACC register. This read-and-clear operation will be done atomically.



### 6.17.7.5 TASKS\_RDCLRDBL

Address offset: 0x010
Read and clear ACCDBL


Task transferring the content of ACCDBL to ACCDBLREAD, and then clearing the ACCDBL register. This readand-clear operation will be done atomically.



### 6.17.7.6 EVENTS SAMPLERDY

Address offset: 0x100

Event being generated for every new sample value written to the SAMPLE register



# 6.17.7.7 EVENTS\_REPORTRDY


Address offset: 0x104





#### Non-null report ready


Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register).



### 6.17.7.8 EVENTS\_ACCOF

Address offset: 0x108

ACC or ACCDBL register overflow



### 6.17.7.9 EVENTS\_DBLRDY

Address offset: 0x10C

Double displacement(s) detected

Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register).




Bit n	umber		31 30 29 28 27 26 2	5 24	4 23	3 22	21	20 1	19 :	18 1	7 1	6 15	5 14	4 13	12	11	10	9 8	3 7	7 6	5 5	5 4	. 3	2	1	0
ID																										Α
Rese	t 0x0000000		0 0 0 0 0 0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	) (	) (	0	) (	0	0	0	0
Α	RW EVENTS_DBLRDY				D	oub	le c	displ	ace	mer	nt(s	) de	ete	cted	ł											
					E۷	vent	ge	nera	ited	d wh	en	REF	POF	RTPI	ER r	num	ber	of	an	ple	s h	as				
					be	een	acc	cumi	ulat	ed a	ınd	the	e cc	nte	nt o	of th	ne A	CCI	BL	re	giste	er				
					is	not	eq	ual t	to C	). (Tl	nus	, th	is e	ven	nt is	onl	y ge	ener	ate	d if	а					
					do	oubl	le t	rans	itio	n is	det	tect	ed	sino	e t	he p	rev	iou	cle	eari	ng	of				
					th	he A	CCI	DBL	reg	ister	).															
		NotGenerated	0		E۷	vent	no	t ge	ner	ated	ł															
		Generated	1		E۷	vent	ge	nera	ited	ł																

# 6.17.7.10 EVENTS\_STOPPED

Address offset: 0x110

QDEC has been stopped



### 6.17.7.11 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW REPORTRDY_READCLR	ACC		Shortcut between event REPORTRDY and task READCLRACC
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW SAMPLERDY_STOP			Shortcut between event SAMPLERDY and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
С	RW REPORTRDY_RDCLRAC	С		Shortcut between event REPORTRDY and task RDCLRACC
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW REPORTRDY_STOP			Shortcut between event REPORTRDY and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Е	RW DBLRDY_RDCLRDBL			Shortcut between event DBLRDY and task RDCLRDBL
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
F	RW DBLRDY_STOP			Shortcut between event DBLRDY and task STOP
		Disabled	0	Disable shortcut





Bit n	umber		313	0 29	9 28	27	26 2	25 2	24 2	3 22	21	20 :	19 1	8 17	' 16	15	14 1	13 1	2 1:	l 10	9	8	7	6	5	4	3 2	2 1	0
ID																								G	F	Ε	D (	В	3 A
Rese	t 0x00000000		0 (	0	0	0	0	0	0 0	0	0	0	0 (	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 (	0	0
ID																													
		Enabled	1						E	nabl	le sh	ort	cut																
G	RW SAMPLERDY_READCLRA	ACC							SI	nort	cut	bet	wee	n ev	ent	SA	MPI	LERI	OY a	nd t	ask	REA	٩D	CLR	AC	C			
		Disabled	0						D	isab	le sl	hor	tcut																
		Enabled	1						E	nabl	le sh	ort	cut																

### 6.17.7.12 INTENSET

Address offset: 0x304

Enable interrupt

Bit nı	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C B A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW SAMPLERDY			Write '1' to enable interrupt for event SAMPLERDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW REPORTRDY			Write '1' to enable interrupt for event REPORTRDY
				Event generated when REPORTPER number of samples has
				been accumulated in the ACC register and the content of
				the ACC register is not equal to 0. (Thus, this event is only
				generated if a motion is detected since the previous clearing
				of the ACC register).
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ACCOF			Write '1' to enable interrupt for event ACCOF
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW DBLRDY			Write '1' to enable interrupt for event DBLRDY
				Event generated when REPORTPER number of samples has
				been accumulated and the content of the ACCDBL register
				is not equal to 0. (Thus, this event is only generated if a
				double transition is detected since the previous clearing of
				the ACCDBL register).
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled

# 6.17.7.13 INTENCLR

Address offset: 0x308

Disable interrupt



Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW SAMPLERDY			Write '1' to disable interrupt for event SAMPLERDY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW REPORTRDY			Write '1' to disable interrupt for event REPORTRDY
				Event generated when REPORTPER number of samples has
				been accumulated in the ACC register and the content of
				the ACC register is not equal to 0. (Thus, this event is only
				generated if a motion is detected since the previous clearing
				of the ACC register).
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ACCOF			Write '1' to disable interrupt for event ACCOF
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW DBLRDY			Write '1' to disable interrupt for event DBLRDY
				Event generated when REPORTPER number of samples has
				been accumulated and the content of the ACCDBL register
				is not equal to 0. (Thus, this event is only generated if a
				double transition is detected since the previous clearing of
				the ACCDBL register).
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.17.7.14 ENABLE

Address offset: 0x500

Enable the quadrature decoder


	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		А
	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Enable or disable the quadrature decoder
		When enabled the decoder pins will be active. When
		disabled the quadrature decoder pins are not active and can
		be used as GPIO .
Disabled	0	Disable
Fnabled	1	Enable
		Value ID     Value



### 6.17.7.15 LEDPOL

Address offset: 0x504

LED output pin polarity



### 6.17.7.16 SAMPLEPER

Address offset: 0x508

Sample period

Bit r	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW SAMPLEPER			Sample period. The SAMPLE register will be updated for
				every new sample
		128us	0	128 us
		256us	1	256 us
		512us	2	512 us
		1024us	3	1024 us
		2048us	4	2048 us
		4096us	5	4096 us
		8192us	6	8192 us
		16384us	7	16384 us
		32ms	8	32768 us
		65ms	9	65536 us
		131ms	10	131072 us

### 6.17.7.17 SAMPLE

Address offset: 0x50C Motion sample value

Bit n	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID		A A A A A A A A A A A A A A A A A A A
Rese	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		
Α	R SAMPLE	[-12] Last motion sample
		The value is a 2's complement value, and the sign gives the
		direction of the motion. The value '2' indicates a double
		transition.






#### 6.17.7.18 REPORTPER

Address offset: 0x510


Number of samples to be taken before REPORTRDY and DBLRDY events can be generated



#### 6.17.7.19 ACC

Address offset: 0x514

Register accumulating the valid transitions



273

#### 6.17.7.20 ACCREAD

Address offset: 0x518

Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task

NORDIC\*

Bit number	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		escription
A R ACCREAD	[-10241023] Sna	apshot of the ACC register.

The ACCREAD register is updated when the READCLRACC or RDCLRACC task is triggered

### 6.17.7.21 PSEL.LED

Address offset: 0x51C

Pin select for LED signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

## 6.17.7.22 PSEL.A


Address offset: 0x520 Pin select for A signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ID			С	ВА	A A A A
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1
ID					
Α	RW PIN		[031]	Pin number	
В	RW PORT		[01]	Port number	
С	RW CONNECT			Connection	
		Disconnected	1	Disconnect	
		Connected	0	Connect	

### 6.17.7.23 PSEL.B

Address offset: 0x524 Pin select for B signal






#### 6.17.7.24 DBFEN

Address offset: 0x528


Enable input debounce filters



### 6.17.7.25 LEDPRE

Address offset: 0x540

Time period the LED is switched ON prior to sampling



#### 6.17.7.26 ACCDBL

Address offset: 0x544

Register accumulating the number of detected double transitions


Bit number			31 30	29 28	8 27 :	26 25	5 24	23 2	22 2	21 20	0 19	18 1	7 16	15	14 1	3 12	11 1	0 9	8	7 6	5	4	3	2	1	0
ID																							Α	Α	Α.	Α
Reset	Reset 0x00000000			0 0	0	0 0	0	0	0 (	0 0	0 0	0 (	0	0	0 0	0	0 (	0	0	0 0	0	0	0	0	0	0
ID																										
Α	R ACCDBL		[015] Register accumulating the number of detected double		or																					
								ille	gal t	trans	sitio	ns. (	SAM	IPLE	= 2	).										
			When this register has reached its maximum value th				e the	е																		
			accumulation of double / illegal transitions will s				II sto	p. A	٩n																	
				overflow event ( ACCOF ) will be generated if any					any	double																
					or illegal transitions are detected after the maximum																					
			value was reached. This field is cleared by triggering the																							
							READCLRACC or RDCLRDBL task.																			



#### 6.17.7.27 ACCDBLREAD

Address offset: 0x548

Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task



## 6.17.8 Electrical specification

## 6.17.8.1 QDEC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>SAMPLE</sub>	Time between sampling signals from quadrature decoder	128		131072	μs
t <sub>LED</sub>	Time from LED is turned on to signals are sampled	0		511	μs

# 6.18 RADIO — 2.4 GHz radio

The 2.4 GHz radio transceiver is compatible with multiple radio standards such as 1 Mbps and 2 Mbps  $Bluetooth^{@}$  Low Energy modes, Long Range (125 kbps and 500 kbps)  $Bluetooth^{@}$  Low Energy modes, IEEE 802.15.4 250 kbps mode, as well as Nordic's proprietary 1 Mbps and 2 Mbps modes.

Listed here are main features for the RADIO:

- Multidomain 2.4 GHz radio transceiver
  - 1 Mbps and 2 Mbps Bluetooth® Low Energy modes
  - Long Range (125 kbps and 500 kbps) Bluetooth® Low Energy modes
  - Angle-of-arrival (AoA) and angle-of-departure (AoD) direction finding using *Bluetooth*<sup>®</sup> Low Energy
  - IEEE 802.15.4 250 kbps mode
  - 1 Mbps and 2 Mbps Nordic proprietary modes
- Best in class link budget and low power operation
- Efficient data interface with EasyDMA support
- Automatic address filtering and pattern matching

EasyDMA, in combination with an automated packet assembler, packet disassembler, automated CRC generator and CRC checker, makes it easy to configure and use the RADIO. See the following figure for details.






Figure 83: RADIO block diagram

The RADIO includes a device address match unit and an interframe spacing control unit that can be utilized to simplify address whitelisting and interframe spacing respectively in *Bluetooth*<sup>®</sup> low energy and similar applications.

The RADIO also includes a received signal strength indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits are sent or received by the RADIO.

### 6.18.1 Packet configuration

A RADIO packet contains the fields PREAMBLE, ADDRESS, S0, LENGTH, S1, PAYLOAD, and CRC. For Long Range (125 kbps and 500 kbps) *Bluetooth*<sup>®</sup> Low Energy modes, fields CI, TERM1 and TERM2 are also included.

The content of a RADIO packet is illustrated in the figures below. The RADIO sends the fields in the packet according to the order illustrated in the figures, starting on the left.




Figure 85: On-air packet layout for Long Range (125 kbps and 500 kbps) Bluetooth<sup>®</sup> Low Energy modes

Not shown in the figures is the static payload add-on (the length of which is defined in PCNF1.STATLEN, and which is 0 bytes in a standard BLE packet). The static payload add-on is sent between PAYLOAD and CRC fields. The RADIO sends the different fields in the packet in the order they are illustrated above, from left to right.

PREAMBLE is sent with least significant bit first on air. The size of the PREAMBLE depends on the mode selected in the MODE register:

The PREAMBLE is one byte for MODE = Ble\_1Mbit as well as all Nordic proprietary operating modes
 (MODE = Nrf\_1Mbit and MODE = Nrf\_2Mbit), and PCNFO.PLEN has to be set accordingly. If the first bit
 of the ADDRESS is 0, the preamble will be set to 0xAA. Otherwise the PREAMBLE will be set to 0x55.

NORDIC SEMICONDUCTOR

- For MODE = Ble\_2Mbit, the PREAMBLE must be set to 2 byte through PCNF0.PLEN. If the first bit of the ADDRESS is 0, the preamble will be set to 0xAAAA. Otherwise the PREAMBLE will be set to 0x55555.
- For MODE = Ble LR125Kbit and MODE = Ble LR500Kbit, the PREAMBLE is 10 repetitions of 0x3C.
- For MODE = leee802154 250Kbit, the PREAMBLE is 4 bytes and set to all zeros.

Radio packets are stored in memory inside instances of a RADIO packet data structure as illustrated below. The PREAMBLE, ADDRESS, CI, TERM1, TERM2, and CRC fields are omitted in this data structure. Fields SO, LENGTH, and S1 are optional.




Figure 86: In-RAM representation of RADIO packet

The byte ordering on air is always least significant byte first for the ADDRESS and PAYLOAD fields, and most significant byte first for the CRC field. The ADDRESS fields are always transmitted and received least significant bit first. The CRC field is always transmitted and received most significant bit first. The endianness, i.e. the order in which the bits are sent and received, of the SO, LENGTH, S1, and PAYLOAD fields can be configured via PCNF1.ENDIAN.

The sizes of the SO, LENGTH and S1 fields can be individually configured via SOLEN, LFLEN, and S1LEN in PCNFO respectively. If any of these fields are configured to be less than 8 bits, the least significant bits of the fields are used.

If SO, LENGTH, or S1 are specified with zero length, their fields will be omitted in memory. Otherwise each field will be represented as a separate byte, regardless of the number of bits in their on-air counterpart.

Independent of the configuration of PCNF1.MAXLEN, the combined length of SO, LENGTH, S1, and PAYLOAD cannot exceed 258 bytes.

# 6.18.2 Address configuration

The on-air radio ADDRESS field is composed of two parts, the base address field and the address prefix field.

The size of the base address field is configurable via PCNF1.BALEN. The base address is truncated from the least significant byte if the PCNF1.BALEN is less than 4. See Definition of logical addresses on page 278.

Logical address	Base address	Prefix byte
0	BASE0	PREFIXO.APO
1	BASE1	PREFIXO.AP1
2	BASE1	PREFIXO.AP2
3	BASE1	PREFIXO.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

Table 74: Definition of logical addresses

The on-air addresses are defined in the BASEO/BASE1 and PREFIXO/PREFIX1 registers. It is only when writing these registers that the user must relate to the actual on-air addresses. For other radio address registers, such as the TXADDRESS, RXADDRESSES, and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses is described in Definition of logical addresses on page 278.



### 6.18.3 Data whitening

The RADIO is able to do packet whitening and de-whitening, enabled in PCNF1.WHITEEN. When enabled, whitening and de-whitening will be handled by the RADIO automatically as packets are sent and received.

The whitening word is generated using polynomial  $g(D) = D^7 + D^4 + 1$ , which then is XORed with the data packet that is to be whitened, or de-whitened. See the figure below.




Figure 87: Data whitening and de-whitening

Whitening and de-whitening will be performed over the whole packet except for the preamble and the address fields.

The linear feedback shift register in the figure above is initialized via DATAWHITEIV.

#### 6.18.4 CRC

The CRC generator in the RADIO calculates the CRC over the whole packet excluding the preamble. If desirable, the address field can be excluded from the CRC calculation as well.

See CRCCNF register for more information.

The CRC polynomial is configurable as illustrated in the following figure, where bit 0 in the CRCPOLY register corresponds to  $X^0$  and bit 1 corresponds to  $X^1$  etc. See CRCPOLY on page 324 for more information.




Figure 88: CRC generation of an n bit CRC

The figure shows that the CRC is calculated by feeding the packet serially through the CRC generator. Before the packet is clocked through the CRC generator, the CRC generator's latches  $b_0$  through  $b_n$  will be initialized with a predefined value specified in the CRCINIT register. After the whole packet has been clocked through the CRC generator,  $b_0$  through  $b_n$  will hold the resulting CRC. This value will be used by the RADIO during both transmission and reception. Latches  $b_0$  through  $b_n$  are not available to be read by the CPU at any time. However, a received CRC can be read by the CPU via the RXCRC register.

The length (n) of the CRC is configurable, see CRCCNF for more information.

Once the entire packet, including the CRC, has been received and no errors were detected, the RADIO generates a CRCOK event. If CRC errors were detected, a CRCERROR event is generated.



The status of the CRC check can be read from the CRCSTATUS register after a packet has been received.

#### 6.18.5 Radio states

Tasks and events are used to control the operating state of the RADIO.

The RADIO can enter the states described the table below.

State	Description
DISABLED	No operations are going on inside the RADIO and the power consumption is at a minimum
RXRU	The RADIO is ramping up and preparing for reception
RXIDLE	The RADIO is ready for reception to start
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored
TXRU	The RADIO is ramping up and preparing for transmission
TXIDLE	The RADIO is ready for transmission to start
TX	The RADIO is transmitting a packet
RXDISABLE	The RADIO is disabling the receiver
TXDISABLE	The RADIO is disabling the transmitter

Table 75: RADIO state diagram

A state diagram showing an overview of the RADIO is shown in the following figure.




Figure 89: Radio states

This figure shows how the tasks and events relate to the RADIO's operation. The RADIO does not prevent a task from being triggered from the wrong state. If a task is triggered from the wrong state, for example if the RXEN task is triggered from the RXDISABLE state, this may lead to incorrect behavior. The PAYLOAD event is always generated even if the payload is zero.

The END to START shortcut should not be used with IEEE 802.15.4 250 kbps mode. Use the PHYEND to START shortcut instead.

The END to START shortcut should not be used with Long Range (125 kbps and 500 kbps) *Bluetooth* <sup>®</sup> Low Energy modes. Use the PHYEND to START shortcut instead.

### 6.18.6 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode. See TXRU in Radio states on page 280 and Transmit sequence on page 281. A TXRU ramp-up sequence is initiated when the

NORDIC

TXEN task is triggered. After the RADIO has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiated. A packet transmission is initiated by triggering the START task. The START task can first be triggered after the RADIO has entered into the TXIDLE state.

The following figure illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in Transmit sequence on page 281 the RADIO will by default transmit '1's between READY and START, and between END and DISABLED. What is transmitted can be programmed through the DTX field in the MODECNFO register.




Figure 90: Transmit sequence

The following figure shows a slightly modified version of the transmit sequence where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 91: Transmit sequence using shortcuts to avoid delays

The RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, as illustrated in the following figure.






Figure 92: Transmission of multiple packets

### 6.18.7 Receive sequence

Before the RADIO is able to receive a packet, it must first ramp up in RX mode, see RXRU in Radio states on page 280 and Receive sequence on page 282.

An RXRU ramp up sequence is initiated when the RXEN task is triggered. After the RADIO has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in Radio states on page 280, the START task can first be triggered after the RADIO has entered into the RXIDLE state.

The following figure shows a single packet reception where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. The RADIO will be listening and possibly receiving undefined data, represented with an 'X', from START and until a packet with valid preamble (P) is received.




Figure 93: Receive sequence

The following figure shows a slightly modified version of the receive sequence, where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.






Figure 94: Receive sequence using shortcuts to avoid delays

The RADIO is able to receive consecutive packets without having to disable and re-enable the RADIO between packets, as illustrated in the figure below.




Figure 95: Reception of multiple packets

# 6.18.8 Received signal strength indicator (RSSI)

The RADIO implements a mechanism for measuring the power in the received signal. This feature is called received signal strength indicator (RSSI).

The RSSI is measured continuously and the value filtered using a single-pole IIR filter. After a signal level change, the RSSI will settle after approximately RSSI<sub>SETTLE</sub>.

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI<sub>PERIOD</sub>. The RSSISAMPLE will hold the filtered received signal strength after this sample period.

For the RSSI sample to be valid, the RADIO has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

# 6.18.9 Interframe spacing (IFS)

Interframe spacing (IFS) is defined as the time, in microseconds, between two consecutive packets, starting from when the end of the last bit of the previous packet is received, to the beginning of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this interval, as specified in the TIFS register, as long as the TIFS is not specified to be shorter than the RADIO's turnaround time, i.e.



the time needed to switch off the receiver, and then switch the transmitter back on. The TIFS register can be written any time before the last bit on air is received.

This timing is illustrated in the figure below.




Figure 96: IFS timing detail

The TIFS duration starts after the last bit on air (just before the END event), and elapses with first bit being transmitted on air (just after READY event).

TIFS is only enforced if the shortcuts END to DISABLE and DISABLED to TXEN or END to DISABLE and DISABLED to RXEN are enabled.

TIFS is qualified for use in IEEE 802.15.4 250kbps mode, Long Range (125 kbps and 500 kbps) *Bluetooth*<sup>®</sup> Low Energy modes, 1 Mbps and 2 Mbps *Bluetooth*<sup>®</sup> Low Energy modes, using the default ramp-up mode.

SHORTS and TIFS registers are not double-buffered, and can be updated at any point before the last bit on air is received. The MODE register is double-buffered and sampled at the TXEN or RXEN task.

## 6.18.10 Device address match

The device address match feature is tailored for address whitelisting in  $Bluetooth^{®}$  low energy and similar implementations.

This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and when the RADIO is configured for little endian, see PCNF1.ENDIAN.

The device address match unit assumes that the first 48 bits of the payload are the device address and that bit number 6 in S0 is the TxAdd bit. See the *Bluetooth*<sup>®</sup> Core Specification for more information about device addresses, TxAdd, and whitelisting.

The RADIO is able to listen for eight different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.



#### 6.18.11 Bit counter

The RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received.

By using shortcuts, this counter can be started from different events generated by the RADIO and count relative to these.

The bit counter is started by triggering the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. The CPU can therefore, after a BCMATCH event, reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter can only be started after the RADIO has received the ADDRESS event.

The bit counter will stop and reset on either the BCSTOP, STOP, or DISABLE task, or the END event.

The figure below illustrates how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload, and again generate a second BCMATCH event after sending 2 bytes (16 bits) of the payload.




Figure 97: Bit counter example

# 6.18.12 Direction finding

The RADIO implements the Angle-of-Arrival (AoA) and Angle-of-Departure (AoD) Bluetooth Low Energy feature, which can be used to determine the direction of a peer device. The feature is available for the BLE 1 Mbps and BLE 2 Mbps modes.

When using this feature, the transmitter sends a packet with a continuous tone extension (CTE) appended to the packet, after the CRC. During the CTE, the receiver can take IQ samples of the incoming signal.

An antenna array is employed at the transmitter (AoD) or at the receiver (AoA). The AoD transmitter, or AoA receiver, switches between the antennas, in order to collect IQ samples from the different antenna pairs. The IQ samples can be used to calculate the relative path lengths between the antenna pairs, which can be used to estimate the direction of the transmitter.

#### 6.18.12.1 CTE format

The CTE is from 16  $\mu$ s to 160  $\mu$ s and consists of an unwhitened sequence of 1's, equivalent to a continuous tone nominally offset from the carrier by +250 kHz for the 1 Mbps PHY and +500 kHz for the 2 Mbps BLE PHYs. The format of the CTE, when switching and/or sampling, is shown below.






Figure 98: Constant tone extension (CTE) structure

Antenna switching is performed during switch slots and the guard period. The AoA/AoD feature requires that one IQ sample is taken for each microsecond within the reference period, and once for each sample slot. Oversampling is possible by changing the sample spacing as described in IQ sampling on page 289. The switch slot and sample slot durations are either 1 or 2  $\mu$ s, but must be equal. The format of the CTE and switching and sampling procedures may be configured prior to, or during, packet transmission and reception. Alternatively, during packet reception, these operations can be configured by reading specific fields of the packet contents.

#### 6.18.12.2 Mode

Depending on the DFEMODE, the device performs the following procedures:

			DFEMODE							
		AO	A	AC	DO					
		тх	RX	тх	RX					
	Generating and transmitting CTE	х		х						
AoA/AoD Procedure	Receiving, interpreting, and sampling CTE		х		x					
	Antenna switching		x	x						

Table 76: AoA/AoD Procedures performed as a function of DFEMODE and TX/RX mode

### 6.18.12.3 Inline configuration

When inline configuration is enabled during RX, further configuration of the AoA/AoD procedures is performed based on the values of the CP bit and the CTEInfo octet within the packet. This is enabled by setting CTEINLINECONF.CTEINLINECTRLEN. The CTEInfo octet is present only if the CP bit is set. The position of the CP bit and CTEInfo octet depends on whether the packet has a *Data Channel PDU* (CTEINLINECONF.CTEINFOINS1=InS1), or an *Advertising Channel PDU* (CTEINLINECONF.CTEINFOINS1=NotInS1).

#### Data channel PDU

For Data Channel PDUs, PCNF0.SOLEN must be 1 byte, and PCNF0.LFLEN must be 8 bits. To determine if S1 is present, the registers CTEINLINECONF.SOMASK and CTEINLINECONF.SOCONF forms a bitwise mask-and-test for the S0 field. If the bitwise AND between S0 and S0MASK equals S0CONF, then S1 is determined to be present. When present, the value of PCNF0.S1LEN will be ignored, as this is decided by the CP bit in the the following figure.




Figure 99: Data channel PDU header

When encrypting and decrypting BLE packets using the CCM peripheral, it is also required to set PCNF0.S1INCL=1. The CCM mode must be configured to use an 8-bit length field. The value of the CP bit is included in the calculation of the MIC, while the S1 field is ignored by the CCM calculation.



### **Advertising channel PDU**

For advertising channel PDUs, the CTEInfo Flag replaces the CP bit. The CTEInfo Flag is within the extended header flag field in some of the advertising PDUs that employ the common extended advertising payload format (i.e. AUX\_SYNC\_IND, AUX\_CHAIN\_IND). The format of such packets is shown in the following figure.




Figure 100: Advertising channel PDU header

The CTEINLINECONF.SOCONF and CTEINLINECONF.SOMASK fields can be configured to accept only certain advertising PDU Types. If the extended header length is non-zero, the CTEInfo extended header flag is checked to determine whether CTEInfo is present. If a bit before the CTEInfo flag within the extended header flags is set, then the CTEInfo position is postponed 6 octets.

#### **CTEInfo parsing**

The CTEInfo field is shown in the following figure.



Figure 101: CTEInfo field

The CTETIME field defines the length of the CTE in 8  $\mu$ s units. The valid upper bound of values can be adjusted using CTEINLINECONF.CTETIMEVALIDRANGE, including allowing use of the RFU bit within this field. If the CTETIME field is an invalid value of either 0 or 1, the CTE is assumed to be the minimum valid length of 16  $\mu$ s. The slot duration is determined by the CTEType field. In RX this determines whether the sample spacing as defined in CTEINLINECONF.CTEINLINERXMODE1US or CTEINLINECONF.CTEINLINERXMODE2US is used.

СТЕТуре	Description	TX switch spacing	RX sample spacing during	Sample spacing RX during
			reference period	reference period
0	AoA, no switching	-	TSAMPLESPACING1	TSAMPLESPACING2
1	AoD, 1 μs slots	2 μs	TSAMPLESPACING1	CTEINLINERXMODE1US
2	AoD, 2 μs slots	4 μs	TSAMPLESPACING1	CTEINLINERXMODE2US
3	Reserved for future use			

Table 77: Switching and sampling spacing based on CTEType

### 6.18.12.4 Manual configuration

If CTEINLINECONF.CTEINLINECTRLEN is not set, then the packet is not parsed to determine the CTE parameters, and the antenna switching and sampling is controlled by other registers, see Antenna switching on page 288. The length of the CTE is given in 8 μs units by DFECTRL1.NUMBEROF8US. The start of the antenna switching and/or sampling (denoted as an AoA/AoD procedure), can be configured to start at some trigger with an additional offset. Using DFECTRL1.DFEINEXTENSION, the trigger can be configured to be the end of the CRC, or alternatively, the ADDRESS event. The additional offset for antenna switching is configured using DFECTRL2.TSWITCHOFFSET. Similarly, the additional offset for antenna sampling is configured using DFECTRL2.TSAMPLEOFFSET.



### 6.18.12.5 Receive- and transmit sequences

The addition of the CTE to the transmitted packet is illustrated in the following figure.




Figure 102: Transmit sequence with DFE

The prescence of CTE within a received packet is signalled by the CTEPRESENT event illustrated in the figure below.




Figure 103: Receive sequence with DFE

#### 6.18.12.6 Antenna switching

The RADIO can control up to 8 GPIO pins in order to control external antenna switches used in direction finding.

### Pin configuration

The eight antenna selection signals are mapped to physical pins according to the pin numbers specified in the PSEL.DFEGPIO[n] registers. Only pins that have the PSEL.DFEGPIO[n].CONNECTED field set to *Connected* will be controlled by the RADIO. Pins that are *Disconnected* will be controlled by GPIO.

During transmission in AoD TX mode or reception in AoA RX mode, the RADIO automatically acquires the pins as needed. At times when the RADIO does not use the pin, the pin is released to its default state and controlled by the GPIO configuration. Thus, the pin must be configured using the GPIO peripheral.



Pin acquired by RADIO	Direction	Value	Comment
Yes	Output	Specified in SWITCHPATTERN	Pin acquired by RADIO, and in use for DFE.
No	Specified by GPIO	Specified by GPIO	DFE not in progress. Pin has not been acquired by RADIO, but is available for
			DFE use.

Table 78: Pin configuration matrix for a connected and enabled pin [n]

### Switch pattern configuration

The values of the GPIOs while switching during the CTE are configured by writing successively to the SWITCHPATTERN register. The first write to SWITCHPATTERN is the GPIO pattern applied from the call of TASKS\_TXEN or TASKS\_RXEN until the first antenna switch is triggered. The second write sets the pattern for the reference period and is applied at the start of the guard period. The following writes set the pattern for the remaining switch slots and are applied at the start of each switch slot. If writing beyond the total number of antenna slots, the pattern will wrap to SWITCHPATTERN[2] and start over again. During operation, when the end of the SWITCHPATTERN buffer is reached, the RADIO cycles back to SWITCHPATTERN[2]. At the end of the AoA/AoD procedure, SWITCHPATTERN[0] is applied to DFECTRL1.TSWITCHSPACING after the previous antenna switch. The SWITCHPATTERN buffer can be erased/cleared using CLEARPATTERN.

A minimum number of three patterns must be written to the SWITCHPATTERN register.

If CTEINLINECONF.CTEINLINECTRLEN is not set, then the antenna switch spacing is determined by DFECTRL1.TSWITCHSPACING (otherwise described by Switching and sampling spacing based on CTEType on page 287). DFECTRL2.TSWITCHOFFSET determines the position of the first switch compared to the configurable start of CTE (see DFECTRL1.DFEINEXTENSION).

# 6.18.12.7 IQ sampling

The RADIO uses DMA to write IQ samples recorded during the CTE to RAM. Alternatively, the magnitude and phase of the samples can be recorded using the DFECTRL1.SAMPLETYPE field. The samples are written to the location in RAM specified by DFEPACKET.PTR. The maximum number of samples to transfer are specified by DFEPACKET.MAXCNT and the number of samples transferred are given in DFEPACKET.AMOUNT. The IQ samples are recorded with respect to the RX carrier frequency. The format of the samples is provided in the following table.

SAMPLETYPE	Field	Bits	Description
0: I_Q (default) Q		31:16	12 bits signed, sign extended to 16 bits
	1	15:0	
1: MagPhase	reserved	31:29	Always zero
	magnitude	28:16	13 bits unsigned. Equals 1.646756*sqrt(I^2+Q^2)
	phase	15:0	9 bits signed, sign extended to 16 bits. Equals 64*atan2(Q, I) in the range [-201,201]

Table 79: Format of samples

Oversampling is configured separately for the reference period and for the time after the reference period. During the reference period, the sample spacing is determined by DFECTRL1.TSAMPLESPACINGREF.

DFECTRL2.TSAMPLEOFFSET determines the position of the first sample relative to the end of the last bit of the CRC.

For the time after the reference period, if CTEINLINECONF.CTEINLINECTRLEN is disabled, the sample spacing is set in DFECTRL1.TSAMPLESPACING. However, when CTEINLINECONF.CTEINLINECTRLEN is enabled, the sample spacing are determined by two different registers, depending on whether the device is in AoA or AoD RX-mode, as follows.

For AoD RX mode, the sample spacing after the reference period is determined by the CTEType in the packet, as listed in the table below.

NORDIC

СТЕТуре	Sample spacing
AoD 1 µs slots	CTEINLINECONF.CTEINLINERXMODE1US
AoD 2 μs slots	CTEINLINECONF.CTEINLINERXMODE2US
Other	DFECTRL1.TSAMPLESPACING

Table 80: Sample spacing when CTEINLINECONF.CTEINLINECTRLEN is set and the device is in AoD RX mode

For AoA RX mode, the sample spacing after the reference period is determined by DFECTRL1.TSWITCHSPACING, as listed in the table below.

DFECTRL1.TSWITCHSPACING	Sample spacing
2 μs	CTEINLINECONF.CTEINLINERXMODE1US
4 μs	CTEINLINECONF.CTEINLINERXMODE2US
Other	DFECTRL1.TSAMPLESPACING

Table 81: Sample spacing when CTEINLINECONF.CTEINLINECTRLEN is set and the device is in AoA RX mode

For the reference- and switching periods, DFECTRL1.TSAMPLESPACINGREF and DFECTRL1.TSAMPLESPACING can be used to achieve oversampling.

# 6.18.13 IEEE 802.15.4 operation

With the MODE=leee802154\_250kbit the RADIO will comply with the IEEE 802.15.4-2006 standard implementing its 250 kbps, 2450 MHz, O-QPSK PHY.

The IEEE 802.15.4 standard differs from Nordic's proprietary and *Bluetooth*<sup>®</sup> low energy modes. Notable differences include modulation scheme, channel structure, packet structure, security, and medium access control.

The main features of the IEEE 802.15.4 mode are:

- Ultra-low power 250 kbps, 2450 MHz, IEEE 802.15.4-2006 compliant link
- Clear channel assessment
- Energy detection scan
- · CRC generation

### 6.18.13.1 Packet structure

The IEEE 802.15.4 standard defines an on-the-air frame/packet that is different from what is used in BLE mode.

The following figure provides an overview of the physical frame structure and its timing.




Figure 104: IEEE 802.15.4 frame format (PPDU)

The standard uses the term *octet* for an 8-bit storage unit within the PPDU. For timing, the value *symbol* is used, and it has a duration of  $16 \mu s$ .

The total usable payload (PSDU) is 127 octets, but when CRC is in use, this is reduced to 125 octets of usable payload.



The preamble sequence consists of four octets that are all zero, and are used for synchronizing the RADIO's receiver. Following the preamble is the single octet *start of frame delimiter (SFD)*, with a fixed value of 0xA7. An alternate SFD can be programmed through the SFD register, providing an initial level of frame filtering for those who choose non-standard compliance. It is a valuable feature when operating in a congested or private network. The preamble sequence and the SFD are generated by the RADIO, and are not programmed by the user into the frame buffer.

Following the five octet *synchronization header (SHR)* is the single octet *phy header (PHR)*. The least significant seven bits of PHR denote the frame length of the following PSDU. The most significant bit is reserved and is set to zero for frames that are standard compliant. The RADIO reports all eight bits which can be used to carry additional information. The PHR is the first byte written to the frame data memory pointed to by PACKETPTR. Frames with zero length are discarded, and the FRAMESTART event is not generated in this case.

The next N octets carry the data of the PHY packet, where N equals the value of the PHR. For an implementation also using the IEEE 802.15.4 MAC layer, the PHY data is a MAC frame of N-2 octets, since two octets occupy a CRC field.

As illustrated in the figure below, an IEEE 802.15.4 MAC layer frame always consists of

- A header:
  - The frame control field (FCF)
  - The sequence number
  - Addressing fields
- A payload
- The 16-bit frame control sequence (FCS)




Figure 105: IEEE 802.15.4 frame format (MPDU)

The two FCF octets contain information about the frame type, addressing, and other control flags. This field is decoded when using the assisted operating modes offered by the RADIO.

The sequence number is a single octet in size and is unique for a frame. It is used in the associated acknowledgement frame sent upon successful frame reception.

The addressing field can be zero (acknowledgement frame) or up to 20 octets in size. The field is used to direct packets to the correct recipient and denote its origin. IEEE 802.15.4 bases its addressing on networks being organized in PANs with 16-bit identifier and nodes having a 16-bit or 64-bit address. In the assisted receive mode, these parameters are analyzed for address matching and acknowledgement.

The MAC payload carries the data of the next higher layer, or in the case of a MAC command frame, information used by the MAC layer itself.



The two last octets contain the 16-bit ITU-T CRC. The FCS is calculated over the MAC header (MHR) and MAC payload (MSDU) parts of the frame. This field is calculated automatically when sending a frame, or indicated in the CRCSTATUS register when a frame is received. If configured, this feature is taken care of autonomously by the CRC module.

# 6.18.13.2 Operating frequencies

The IEEE 802.15.4 standard defines 16 channels, 11 - 26, of 5 MHz each, in the 2450 MHz frequency band.

To choose the correct channel center frequency, the FREQUENCY register must be programmed according to the table below.

IEEE 802.15.4 channel	Center frequency (MHz)	FREQUENCY setting
Channel 11	2405	5
Channel 12	2410	10
Channel 13	2415	15
Channel 14	2420	20
Channel 15	2425	25
Channel 16	2430	30
Channel 17	2435	35
Channel 18	2440	40
Channel 19	2445	45
Channel 20	2450	50
Channel 21	2455	55
Channel 22	2460	60
Channel 23	2465	65
Channel 24	2470	70
Channel 25	2475	75
Channel 26	2480	80

Table 82: IEEE 802.15.4 center frequency definition

# 6.18.13.3 Energy detection (ED)

As required by the IEEE 802.15.4 standard, it must be possible to sample the received signal power within the bandwidth of a channel, for the purpose of determining presence of activity.

To prevent the channel signal from being decoded, the shortcut between the READY event and the START task should be disabled before putting the RADIO in receive mode. The energy detection (ED) measurement time, where RSSI samples are averaged, is 8 symbol periods, corresponding to 128  $\mu$ s. The standard further specifies the measurement to be a number between 0 and 255, where 0 shall indicate received power less than 10 dB above the selected receiver sensitivity. The power range of the ED values must be at least a 40 dB linear mapping with accuracy of  $\pm$ 6 dB. See section 6.9.7 Receiver ED in the IEEE 802.15.4 standard for further details.


The following example shows how to perform a single energy detection measurement and convert to IEEE 802.15.4 scale.



# #define ED\_RSSISCALE 4 // From electrical specifications uint8\_t sample\_ed(void) { int val; NRF\_RADIO->TASKS\_EDSTART = 1; // Start while (NRF\_RADIO->EVENTS\_EDEND != 1) { // CPU can sleep here or do something else // Use of interrupts are encouraged } val = NRF\_RADIO->EDSAMPLE; // Read level return (uint8\_t) (val>63 ? 255 : val\*ED\_RSSISCALE); // Convert to IEEE 802.15.4 scale }

For scaling between hardware value and dBm, see equation Conversion between hardware value and dBm on page 295.

The mlme-scan.req primitive of the MAC layer uses the ED measurement to detect channels where there might be wireless activity. To assist this primitive, a tailored mode of operation is available where the ED measurement runs for a defined number of iterations keeping track of the maximum ED level. This is enganged by writing the EDCNT register to a value different from 0, where it will run the specified number of iterations and report the maximum energy measurement in the EDSAMPLE register. The scan is started with EDSTART task and its end indicated with the EDEND event. This significantly reduces the interrupt frequency and therefore power consumption. The following figure shows how the ED measurement will operate depending on the EDCNT register.






Figure 106: Energy detection measurement examples

The scan is stopped by writing the EDSTOP task. It will be followed by the EDSTOPPED event when the module has terminated.

# 6.18.13.4 Clear channel assessment (CCA)



IEEE 802.15.4 implements a listen-before-talk channel access method to avoid collisions when transmitting, known as *carrier sense multiple access with collision avoidance (CSMA-CA)*. The key part of this is measuring if the wireless medium is busy or not.

The following clear channel assesment modes are supported:

- CCA Mode 1 (energy above threshold): The medium is reported busy upon detecting any energy above the ED threshold.
- *CCA Mode 2* (carrier sense only): The medium is reported busy upon detection of a signal compliant with the IEEE 802.15.4 standard with the same modulation and spreading characteristics.
- *CCA Mode 3* (carrier sense with energy above threshold): The medium is reported busy using a logical combination (AND/OR) between the results from CCA Mode 1 and CCA Mode 2.

The clear channel assessment should survey a period equal to 8 symbols or 128 µs.

The RADIO must be in receive mode and be able to receive correct packets when performing the CCA. The shortcut between READY and START must be disabled if baseband processing is not to be performed while the measurement is running.

### CCA Mode 1

CCA Mode 1 is enabled by first configuring the field CCACTRL.CCAMODE=EdMode and writing the CCACTRL.CCAEDTHRES field to a chosen value. Once the CCASTART task is written, the RADIO will perform a ED measurement for 8 symbols and compare the measured level with that found in the CCACTRL.CCAEDTHRES field. If the measured value is higher than or equal to this threshold, the CCABUSY event is generated. If the measured level is less than the threshold, the CCAIDLE event is generated.

### CCA Mode 2

CCA Mode 2 is enabled by configuring CCACTRL.CCAMODE=CarrierMode. The RADIO will sample to see if a valid SFD is found during the 8 symbols. If a valid SFD is detected, the CCABUSY event is generated and the device should not send any data. The CCABUSY event is also generated if the scan was performed during an ongoing frame reception. In the case where the measurement period completes with no SFD detection, the CCAIDLE event is generated. With CCACTRL.CCACORRCNT not being zero, the algorithm will look at the correlator output in addition to the SFD detection signal. If a SFD is reported during the scan period, it will terminate immidiately indicating busy medium. Similarly, if the number of peaks above CCACTRL.CCACORRTHRES crosses the CCACTRL.CCACORRCNT, the CCACTRL.CCABUSY event is generated. If less than CCACORRCOUNT crossings are found and no SFD is reported, the CCAIDLE event will be generated and the device can send data.

### **CCA Mode 3**

CCA Mode 3 is enabled by configuring CCACTRL.CCAMODE=CarrierAndEdMode or CCACTRL.CCAMODE=CarrierOrEdMode, performing the required logical combination of the result from CCA Mode 1 and 2. The CCABUSY or CCAIDLE events are generated by ANDing or ORing the energy above threshold and carrier detection scans.

# **Shortcuts**

An ongoing CCA can always be stopped by issuing the CCASTOP task. This will trigger the associated CCASTOPPED event.

For CCA mode automation, a number of shortcuts are available.

 To automatically switch between RX (when performing the CCA) and to TX where the packet is sent, the shortcut between CCAIDLE and TXEN, in conjunction with the short between CCAIDLE and STOP muse be used.



- To automatically disable the RADIO whenever the CCA reports a busy medium, the shortcut between CCABUSY and DISABLE can be used.
- To immediately start a CCA after ramping up into RX mode, the shortcut between RXREADY and CCASTART can be used.

### Conversion

The conversion from a CCAEDTHRES, CCA, or EDLEVEL value to dBm can be done with the following equation, where VAL<sub>HARDWARE</sub> is the hardware-reported values, being either CCAEDTHRES, CCA or EDLEVEL, and constants ED RSSISCALE and ED RSSIOFFS are from electrical specifications.

```
P<sub>RF</sub>[dBm] = ED_RSSIOFFS + ED_RSSISCALE x VAL<sub>HARDWARE</sub>
```

Figure 107: Conversion between hardware value and dBm

# 6.18.13.5 Cyclic redundancy check (CRC)

IEEE 802.15.4 uses a 16-bit ITU-T cyclic redundancy check (CRC) calculated over the MAC header (MHR) and MAC service data unit (MSDU).

The standard defines the following generator polynomial:

$$G(x) = x^{16} + x^{12} + x^5 + 1$$

In receive mode the RADIO will trigger the CRC module when the first octet after the frame length (PHR) is received. The CRC will then update on each consecutive octet received. When a complete frame is received the CRCSTATUS register will be updated accordingly and the CRCOK or CRCERROR events generated. When the CRC module is enabled it will not write the two last octets (CRC) to the frame Data RAM. When transmitting, the CRC will be computed on the fly, starting with the first octet after PHR, and inserted as the two last octets in the frame. The EasyDMA will fetch frame length minus 2 octets from RAM and insert the CRC octets insitu.

Below is a code snippet for configuring the CRC module for correct operation when in IEEE 802.15.4 mode. The CRCCNF is written to 16-bit CRC and the CRCPOLY is written to 0x11021. The start value used by IEEE 802.15.4 is zero and CRCINIT is configured to reflect this.

The ENDIANESS subregister must be set to little-endian since the FCS field is transmitted from left bit to right.

### 6.18.13.6 Transmit sequence

The transmission is started by first putting the RADIO in receive mode and triggering the RXEN task.

An outline of the IEEE 802.15.4 transmission is illustrated in the figure below.






Figure 108: IEEE 802.15.4 transmit sequence

The receiver will ramp up and enter the RXIDLE state where the READY event is generated. Upon receiving the ready event, the CCA is started by triggering the CCASTART task. The chosen mode of assessment (CCACTRL.CCAMODE register) will be performed and signal the CCAIDLE or CCABUSY event 128 µs later. If the CCABUSY event is received, the RADIO will have to retry the CCA after a specific back-off period. This is outlined in the *IEEE 802.15.4 standard, Figure 69 in section 7.5.1.4 The CSMA-CA algorithm*.

If the CCAIDLE event is generated, a write to the TXEN task register enters the RADIO in TXRU state. The READY event will be generated when the RADIO is in TXIDLE state and ready to transmit. With the PACKETPTR pointing to the length (PHR) field of the frame, the START task can be written. The RADIO will send the four octet preamble sequence followed by the start of frame delimiter (SFD register). The first byte read from the Data RAM is the length field (PHR) followed by the transmission of the number of bytes indicated as the frame length. If the CRC module is configured it will run for PHR-2 octets. The last two octets will be substituted with the results from running the CRC. The necessary CRC parameters are sampled on the START task. The FCS field of the frame is little endian.

In addition to the already available shortcuts, one is provided between READY event and CCASTART task so that a CCA can automatically start when the receiver is ready. A second shortcut has been added between CCAIDLE event and the TXEN task, so that upon detecting a clear channel the RADIO can immediately enter transmit mode.

### 6.18.13.7 Receive sequence

The reception is started by first putting the RADIO in receive mode. After writing to the RXEN task, the RADIO will start ramping up and enter the RXRU state.

When the READY event is generated, the RADIO enters the RXIDLE mode. For the baseband processing to be enabled, the START task must be written. An outline of the IEEE 802.15.4 reception can be found in the figure below.






Figure 109: IEEE 802.15.4 receive sequence

When a valid SHR is received the RADIO will start storing future octets (starting with PHR) to the data memory pointed to by PACKETPTR. After the SFD octet is received the FRAMESTART event is generated. If the CRC module is enabled it will start updating with the second byte received (first byte in payload) and run for the full frame length. The two last bytes in the frame are not written to RAM when CRC is configured. However, if the result of the CRC after running the full frame is zero, the CRCOK event will be generated. The END event is generated when the last octet has been received and is available in data memory.

When a packet is received a link quality indicator (LQI) is also generated and appended immediately after the last received octet. When using an IEEE 802.15.4 compliant frame, this will be just after the MSDU since the FCS is not reported. In the case of a non-complient frame it will be appended after the full frame. The LQI reported by hardware must be converted to IEEE 802.15.4 range by an 8-bit saturating multiplication by 4, as shown in IEEE 802.15.4 ED measurement example on page 293. The LQI is only valid for frames equal to or longer than three octets. When receiving a frame the RSSI (reported as negative dB) will be measured at three points during the reception. These three values will be sorted and the middle one selected (median 3) to be remapped within the LQI range. The following figure illustrates the LQI measurement and how the data is arranged in data memory.






Figure 110: IEEE 802.15.4 frame in data memory

A shortcut has been added between the FRAMESTART event and the BCSTART task. This can be used to trigger a BCMATCH event after N bits, such as when inspecting the MAC addressing fields.

# 6.18.13.8 Interframe spacing (IFS)

The IEEE 802.15.4 standard defines a specific time that is alotted for the MAC sublayer to process received data. Interframe spacing (IFS) is used to prevent that two frames are transmitted too close together. If the transmission is requesting an acknowledgement, the space before the second frame shall be at least one IFS period.

The IFS is determined to be one of the following:

- IFS equals macMinSIFSPeriod (12 symbols) if the MPDU is less than or equal to aMaxSIFSFrameSize (18 octets) octets
- IFS equals macMinLIFSPeriod (40 symbols) if the MPDU is larger than aMaxSIFSFrameSize

Using the efficient assisted modes in the RADIO, the TIFS will be programmed with the correct value based on the frame being transmitted. If the assisted modes are not being used the user must update the TIFS register manually. The figure below provides details on what IFS period is valid in both acknowledged and unacknowledged transmissions.






Figure 111: Interframe spacing examples

# 6.18.14 EasyDMA

The RADIO uses EasyDMA to read and write packets to RAM without CPU involvement.

As illustrated in RADIO block diagram on page 277, the RADIO's EasyDMA utilizes the same PACKETPTR for receiving and transmitting packets. This pointer should be reconfigured by the CPU each time before RADIO is started by the START task. The PACKETPTR register is double-buffered, meaning that it can be updated and prepared for the next transmission.

The END event indicates that the last bit has been processed by the RADIO. The DISABLED event is issued to acknowledge that a DISABLE task is done.

The structure of a packet is described in detail in Packet configuration on page 277. The data that is stored in Data RAM and transported by EasyDMA consists of the following fields:

- S0
- LENGTH
- S1
- PAYLOAD

In addition, a static add-on is sent immediately after the payload.

The size of each of the above fields in the frame is configurable (see Packet configuration on page 277), and the space occupied in RAM depends on these settings. The size of the field can be zero, as long as the resulting frame complies with the chosen RF protocol.

All fields are extended in size to align with a byte boundary in RAM. For instance, a 3-bit long field on air will occupy 1 byte in RAM while a 9-bit long field will be extended to 2 bytes.

The packet's elements can be configured as follows:

- CI, TERM1, and TERM2 fields are only present in *Bluetooth*<sup>®</sup> Low Energy Long Range mode
- SO is configured through the PCNFO.SOLEN field
- LENGTH is configured through the PCNFO.LFLEN field
- S1 is configured through the PCNFO.S1LEN field
- Payload size is configured through the value in RAM corresponding to the LENGTH field
- Static add-on size is configured through the PCNF1.STATLEN field

The PCNF1.MAXLEN field configures the maximum packet payload plus add-on size in number of bytes that can be transmitted or received by the RADIO. This feature can be used to ensure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet payload. This means that if the LENGTH field of the packet payload exceedes PCNF1.STATLEN, and the LENGTH field in the packet specifies a packet larger than configured in PCNF1.MAXLEN, the payload will be truncated to the length specified in PCNF1.MAXLEN.





**Note:** The PCNF1.MAXLEN field includes the payload and the add-on, but excludes the size occupied by the SO, LENGTH, and S1 fields. This has to be taken into account when allocating RAM.

If the payload and add-on length is specified larger than PCNF1.MAXLEN, the RADIO will still transmit or receive in the same way as before, except the payload is now truncated to PCNF1.MAXLEN. The packet's LENGTH field will not be altered when the payload is truncated. The RADIO will calculate CRC as if the packet length is equal to PCNF1.MAXLEN.

**Note:** If PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

The END event indicates that the last bit has been processed by the RADIO. The DISABLED event is issued to acknowledge that an DISABLE task is done.

# 6.18.15 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40001000	RADIO	RADIO	2.4 GHz radio		

Table 83: Instances

Register	Offset	Description
TASKS_TXEN	0x000	Enable RADIO in TX mode
TASKS_RXEN	0x004	Enable RADIO in RX mode
TASKS_START	0x008	Start RADIO
TASKS_STOP	0x00C	Stop RADIO
TASKS_DISABLE	0x010	Disable RADIO
TASKS_RSSISTART	0x014	Start the RSSI and take one single sample of the receive signal strength
TASKS_RSSISTOP	0x018	Stop the RSSI measurement
TASKS_BCSTART	0x01C	Start the bit counter
TASKS_BCSTOP	0x020	Stop the bit counter
TASKS_EDSTART	0x024	Start the energy detect measurement used in IEEE 802.15.4 mode
TASKS_EDSTOP	0x028	Stop the energy detect measurement
TASKS_CCASTART	0x02C	Start the clear channel assessment used in IEEE 802.15.4 mode
TASKS_CCASTOP	0x030	Stop the clear channel assessment
EVENTS_READY	0x100	RADIO has ramped up and is ready to be started
EVENTS_ADDRESS	0x104	Address sent or received
EVENTS_PAYLOAD	0x108	Packet payload sent or received
EVENTS_END	0x10C	Packet sent or received
EVENTS_DISABLED	0x110	RADIO has been disabled
EVENTS_DEVMATCH	0x114	A device address match occurred on the last received packet
EVENTS_DEVMISS	0x118	No device address match occurred on the last received packet
EVENTS_RSSIEND	0x11C	Sampling of receive signal strength complete
EVENTS_BCMATCH	0x128	Bit counter reached bit count value
EVENTS_CRCOK	0x130	Packet received with CRC ok
EVENTS_CRCERROR	0x134	Packet received with CRC error
EVENTS_FRAMESTART	0x138	IEEE 802.15.4 length field received
EVENTS_EDEND	0x13C	Sampling of energy detection complete. A new ED sample is ready for readout from the
		RADIO.EDSAMPLE register
EVENTS_EDSTOPPED	0x140	The sampling of energy detection has stopped
EVENTS_CCAIDLE	0x144	Wireless medium in idle - clear to send
EVENTS_CCABUSY	0x148	Wireless medium busy - do not send



Register	Offset	Description
EVENTS_CCASTOPPED	0x14C	The CCA has stopped
EVENTS_RATEBOOST	0x150	Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit.
EVENTS_TXREADY	0x154	RADIO has ramped up and is ready to be started TX path
EVENTS_RXREADY	0x158	RADIO has ramped up and is ready to be started RX path
EVENTS_MHRMATCH	0x15C	MAC header match found
EVENTS_SYNC	0x168	Preamble indicator
EVENTS_PHYEND	0x16C	Generated when last bit is sent on air, or received from air
EVENTS_CTEPRESENT	0x170	CTE is present (early warning right after receiving CTEInfo byte)
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CRCSTATUS	0x400	CRC status
RXMATCH	0x408	Received address
RXCRC	0x40C	CRC field of previously received packet
DAI	0x410	Device address match index
PDUSTAT	0x414	Payload status
CTESTATUS	0x44C	CTEInfo parsed from received packet
DFESTATUS	0x458	DFE status information
PACKETPTR	0x504	Packet pointer
FREQUENCY	0x508	Frequency
TXPOWER	0x50C	Output power
MODE	0x510	Data rate and modulation
PCNF0	0x514	Packet configuration register 0
PCNF1	0x518	Packet configuration register 1
BASE0	0x51C	Base address 0
BASE1	0x520	Base address 1
PREFIXO	0x524	Prefixes bytes for logical addresses 0-3
PREFIX1	0x528	Prefixes bytes for logical addresses 4-7
TXADDRESS	0x52C	Transmit address select
RXADDRESSES	0x530	Receive address select
CRCCNF	0x534	CRC configuration
CRCPOLY	0x538	CRC polynomial
CRCINIT	0x53C	CRC initial value
TIFS	0x544	Interframe spacing in μs
RSSISAMPLE	0x548	RSSI sample
STATE	0x550	Current radio state
DATAWHITEIV	0x554	Data whitening initial value
BCC	0x560	Bit counter compare
DAB[n]	0x600	Device address base segment n
DAP[n]	0x620	Device address prefix n
DACNF	0x640	Device address match configuration
MHRMATCHCONF	0x644	Search pattern configuration
MHRMATCHMAS	0x648	Pattern mask
MODECNF0	0x650	Radio mode configuration register 0
SFD	0x660	IEEE 802.15.4 start of frame delimiter
EDCNT	0x664	IEEE 802.15.4 energy detect loop count
EDSAMPLE	0x668	IEEE 802.15.4 energy detect level
CCACTRL	0x66C	IEEE 802.15.4 clear channel assessment control
DFEMODE	0x900	Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure (AOD)
CTEINLINECONF	0x900 0x904	Configuration for CTE inline mode
DFECTRL1	0x904 0x910	Various configuration for Direction finding
DFECTRL2	0x910 0x914	Start offset for Direction finding
		-
SWITCHPATTERN	0x928	GPIO patterns to be used for each antenna



Register	Offset	Description
CLEARPATTERN	0x92C	Clear the GPIO pattern array for antenna control
PSEL.DFEGPIO[0]	0x930	Pin select for DFE pin 0
PSEL.DFEGPIO[1]	0x934	Pin select for DFE pin 1
PSEL.DFEGPIO[2]	0x938	Pin select for DFE pin 2
PSEL.DFEGPIO[3]	0x93C	Pin select for DFE pin 3
PSEL.DFEGPIO[4]	0x940	Pin select for DFE pin 4
PSEL.DFEGPIO[5]	0x944	Pin select for DFE pin 5
PSEL.DFEGPIO[6]	0x948	Pin select for DFE pin 6
PSEL.DFEGPIO[7]	0x94C	Pin select for DFE pin 7
DFEPACKET.PTR	0x950	Data pointer
DFEPACKET.MAXCNT	0x954	Maximum number of buffer words to transfer
DFEPACKET.AMOUNT	0x958	Number of samples transferred in the last transaction
POWER	0xFFC	Peripheral power control

Table 84: Register overview

# 6.18.15.1 TASKS\_TXEN

Address offset: 0x000 Enable RADIO in TX mode

Bit n	umber		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_TXEN			Enable RADIO in TX mode
		Trigger	1	Trigger task

# 6.18.15.2 TASKS\_RXEN

Address offset: 0x004
Enable RADIO in RX mode

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_RXEN			Enable RADIO in RX mode
		Trigger	1	Trigger task

# 6.18.15.3 TASKS\_START

Address offset: 0x008

Start RADIO


Bit r	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_START			Start RADIO
		Trigger	1	Trigger task



# 6.18.15.4 TASKS\_STOP

Address offset: 0x00C


Stop RADIO



# 6.18.15.5 TASKS DISABLE

Address offset: 0x010

Disable RADIO



# 6.18.15.6 TASKS\_RSSISTART

Address offset: 0x014


Start the RSSI and take one single sample of the receive signal strength

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A W TASKS_RSSISTART		Start the RSSI and take one single sample of the receive
		signal strength
Trigger	1	Trigger task

# 6.18.15.7 TASKS\_RSSISTOP

Address offset: 0x018

Stop the RSSI measurement







# 6.18.15.8 TASKS\_BCSTART

Address offset: 0x01C Start the bit counter

Bit nu	ımber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_BCSTART			Start the bit counter
		Trigger	1	Trigger task

# 6.18.15.9 TASKS BCSTOP

Address offset: 0x020 Stop the bit counter

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_BCSTOP			Stop the bit counter
		Trigger	1	Trigger task

# 6.18.15.10 TASKS\_EDSTART

Address offset: 0x024


Start the energy detect measurement used in IEEE 802.15.4 mode

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A W TASKS_EDSTART		Start the energy detect measurement used in IEEE 802.15.4
		mode
Trigger	1	Trigger task

# 6.18.15.11 TASKS\_EDSTOP

Address offset: 0x028

Stop the energy detect measurement








# 6.18.15.12 TASKS\_CCASTART

Address offset: 0x02C

Start the clear channel assessment used in IEEE 802.15.4 mode



# 6.18.15.13 TASKS\_CCASTOP

Address offset: 0x030

Stop the clear channel assessment

Bit n	umber			31	30 2	29 2	8 27	26	25 2	4 2	23 2	2 2:	1 20	19	18 1	7 1	6 1	5 14	4 13	12	11 1	.0 9	8	7	6	5	4	3 2	1	0
ID																														Α
Rese	et 0x0000	00000		0	0	0 (	0	0	0 (	0	0 0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																														
Α	W T	ASKS_CCASTOP								9	Stop	the	e cle	ar c	han	nel	ass	ess	mer	nt										
			Trigger	1						7	Trigg	er	task																	

# 6.18.15.14 EVENTS READY


Address offset: 0x100

RADIO has ramped up and is ready to be started

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_READY			RADIO has ramped up and is ready to be started
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.18.15.15 EVENTS\_ADDRESS

Address offset: 0x104
Address sent or received








# 6.18.15.16 EVENTS\_PAYLOAD

Address offset: 0x108


Packet payload sent or received



# 6.18.15.17 EVENTS END

Address offset: 0x10C


Packet sent or received



# 6.18.15.18 EVENTS\_DISABLED

Address offset: 0x110

RADIO has been disabled




# 6.18.15.19 EVENTS DEVMATCH

Address offset: 0x114

A device address match occurred on the last received packet






# 6.18.15.20 EVENTS DEVMISS

Address offset: 0x118

No device address match occurred on the last received packet




# 6.18.15.21 EVENTS RSSIEND

Address offset: 0x11C

Sampling of receive signal strength complete

A new RSSI sample is ready for readout from the RADIO.RSSISAMPLE register



# 6.18.15.22 EVENTS BCMATCH

Address offset: 0x128

Bit counter reached bit count value

Bit counter value is specified in the RADIO.BCC register



Bit n	umber		313	80 29	28	27	26	25	24	23 2	2 2	21 20	0 19	18	17	16	15 1	4 1	3 12	2 11	. 10	9	8	7	6	5 .	4 3	3 2	1	0
ID																														Α
Rese	t 0x00000000		0	0 0	0	0	0	0	0	0 (	0	0 0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 (	0	0	0
ID										Desc																				
Α	RW EVENTS_BCMATCH									Bit c	ou	nter	rea	che	ed b	it c	oun	t va	lue											
										Bit c	ou	nter	val	ue i	is sp	eci	fied	in	the	RAI	DIO.	всо	c re	gist	er					
		NotGenerated	0							Ever	nt r	not g	gene	erat	ed															
		Generated	1							Ever	nt g	gene	rate	ed																

# 6.18.15.23 EVENTS\_CRCOK

Address offset: 0x130

Packet received with CRC ok

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_CRCOK			Packet received with CRC ok
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.18.15.24 EVENTS\_CRCERROR

Address offset: 0x134

Packet received with CRC error

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_CRCERROR			Packet received with CRC error
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.18.15.25 EVENTS\_FRAMESTART


Address offset: 0x138

IEEE 802.15.4 length field received

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_FRAMESTART			IEEE 802.15.4 length field received
		NotGenerated	0	Event not generated
		Generated	1	Event generated


# 6.18.15.26 EVENTS\_EDEND

Address offset: 0x13C





Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register



# 6.18.15.27 EVENTS\_EDSTOPPED

Address offset: 0x140

The sampling of energy detection has stopped

Bit n	umber		31	30	29 2	28 2	7 2	6 25	5 24	1 23	3 22	2 21	. 20	19	18 1	17 1	6 1	5 14	113	12	11	10 9	9 8	7	6	5	4	3	2	1 0
ID																														Α
Rese	et 0x00000000		0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0 (	0 0	0	0	0	0	0	0 (	0 0
ID																														
Α	RW EVENTS_EDSTOPPED									Th	ne s	sam	plir	ng o	f en	erg	y de	etec	tior	n ha	s st	орр	ed							
		NotGenerated	0							Ev	/en	t no	ot ge	ene	rate	d														
		Generated	1							Ev	/en	t ge	ner	ate	d															

# 6.18.15.28 EVENTS\_CCAIDLE

Address offset: 0x144


Wireless medium in idle - clear to send

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_CCAIDLE			Wireless medium in idle - clear to send
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.18.15.29 EVENTS\_CCABUSY

Address offset: 0x148

Wireless medium busy - do not send








# 6.18.15.30 EVENTS\_CCASTOPPED


Address offset: 0x14C
The CCA has stopped



# 6.18.15.31 EVENTS RATEBOOST

Address offset: 0x150


Ble\_LR CI field received, receive mode is changed from Ble\_LR125Kbit to Ble\_LR500Kbit.



# 6.18.15.32 EVENTS\_TXREADY

Address offset: 0x154

RADIO has ramped up and is ready to be started TX path




# **6.18.15.33 EVENTS RXREADY**

Address offset: 0x158

RADIO has ramped up and is ready to be started RX path






# 6.18.15.34 EVENTS MHRMATCH

Address offset: 0x15C


MAC header match found



# 6.18.15.35 EVENTS\_SYNC

Address offset: 0x168
Preamble indicator

A possible preamble has been received in Ble\_LR125Kbit, Ble\_LR500Kbit or leee802154\_250Kbit modes during an RX transaction. False triggering of the event is possible.




# 6.18.15.36 EVENTS\_PHYEND

Address offset: 0x16C

Generated when last bit is sent on air, or received from air





# 6.18.15.37 EVENTS\_CTEPRESENT

Address offset: 0x170

CTE is present (early warning right after receiving CTEInfo byte)

Bit n	umber		31 30	0 29	28	27	26	25	24 2	23	22	21	20	19	18	17	16	15	14	13	12 :	11 1	.0 9	9 8	7	6	5	4	3	2 :	1 0
ID																															Α
Rese	t 0x00000000		0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0	0	0	0	0	0	0 (	0 0
ID																															
Α	RW EVENTS_CTEPRESENT								(	CTE	E is	pre	ese	nt (	(ea	rly v	wai	rnin	ıg r	ight	aft	ter i	ece	ivi	ng C	TEI	nfo				
									-	oyt	te)																				
		NotGenerated	0						-	Eve	ent	not	t ge	ene	rat	ed															
		Generated	1						-	Eve	ent	ger	ner	ate	d																

# 6.18.15.38 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				UTSRQPONMLK H GFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW READY_START			Shortcut between event READY and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW END_DISABLE			Shortcut between event END and task DISABLE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
С	RW DISABLED_TXEN			Shortcut between event DISABLED and task TXEN
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW DISABLED_RXEN			Shortcut between event DISABLED and task RXEN
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Ε	RW ADDRESS_RSSISTART			Shortcut between event ADDRESS and task RSSISTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
F	RW END_START			Shortcut between event END and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
G	RW ADDRESS_BCSTART			Shortcut between event ADDRESS and task BCSTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Н	RW DISABLED_RSSISTOP			Shortcut between event DISABLED and task RSSISTOP



Bit n	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				UTSRQPONMLK H GFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
K	RW RXREADY_CCASTART			Shortcut between event RXREADY and task CCASTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
L	RW CCAIDLE_TXEN			Shortcut between event CCAIDLE and task TXEN
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
М	RW CCABUSY_DISABLE			Shortcut between event CCABUSY and task DISABLE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
N	RW FRAMESTART_BCSTAR	т		Shortcut between event FRAMESTART and task BCSTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
0	RW READY_EDSTART			Shortcut between event READY and task EDSTART
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Р	RW EDEND_DISABLE			Shortcut between event EDEND and task DISABLE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Q	RW CCAIDLE_STOP			Shortcut between event CCAIDLE and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
R	RW TXREADY_START			Shortcut between event TXREADY and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
S	RW RXREADY_START			Shortcut between event RXREADY and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
Т	RW PHYEND_DISABLE			Shortcut between event PHYEND and task DISABLE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
U	RW PHYEND_START			Shortcut between event PHYEND and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

# 6.18.15.39 INTENSET

Address offset: 0x304

Enable interrupt

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	a Z Y	V U T S R Q P O N M L K I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		
A RW READY		Write '1' to enable interrupt for event READY
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	4	Read: Enabled





Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	uniber		a Z Y	VUTSRQPONMLK I HGFEDCBA
	et 0x00000000			000000000000000000000000000000000000000
ID	Acce Field		Value	Description
В	RW ADDRESS	value ID	value	Write '1' to enable interrupt for event ADDRESS
	NW ADDRESS	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW PAYLOAD		_	Write '1' to enable interrupt for event PAYLOAD
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Ε	RW DISABLED			Write '1' to enable interrupt for event DISABLED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW DEVMATCH			Write '1' to enable interrupt for event DEVMATCH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW DEVMISS			Write '1' to enable interrupt for event DEVMISS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW RSSIEND			Write '1' to enable interrupt for event RSSIEND
				A new RSSI sample is ready for readout from the
				RADIO.RSSISAMPLE register
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW BCMATCH			Write '1' to enable interrupt for event BCMATCH
				Bit counter value is specified in the RADIO.BCC register
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW CRCOK			Write '1' to enable interrupt for event CRCOK
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW CRCERROR			Write '1' to enable interrupt for event CRCERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
М	RW FRAMESTART			Write '1' to enable interrupt for event FRAMESTART
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW EDEND			Write '1' to enable interrupt for event EDEND
		Set	1	Enable
		Disabled	0	Read: Disabled



Rit n	number		31 20 20 20 27 20 2	
	number			
ID			a Z Y	VUTSRQPONMLK I HGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Acce Field	Value ID	Value	Description
		Enabled	1	Read: Enabled
0	RW EDSTOPPED			Write '1' to enable interrupt for event EDSTOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Р	RW CCAIDLE	C-4	4	Write '1' to enable interrupt for event CCAIDLE
		Set	1	Enable
		Disabled	0	Read: Disabled
0	DW CCADUSV	Enabled	1	Read: Enabled
Q	RW CCABUSY	Cat	1	Write '1' to enable interrupt for event CCABUSY
		Set Disabled	1	Enable Read: Disabled
		Enabled	0	Read: Enabled
R	RW CCASTOPPED	Enabled	1	Write '1' to enable interrupt for event CCASTOPPED
N	RW CCASTOPPED	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW RATEBOOST	Lilabieu	1	Write '1' to enable interrupt for event RATEBOOST
J	WW WWEBOOST	Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW TXREADY			Write '1' to enable interrupt for event TXREADY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
U	RW RXREADY			Write '1' to enable interrupt for event RXREADY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
V	RW MHRMATCH			Write '1' to enable interrupt for event MHRMATCH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Υ	RW SYNC			Write '1' to enable interrupt for event SYNC
				A possible preamble has been received in Ble_LR125Kbit,
				Ble_LR500Kbit or leee802154_250Kbit modes during an RX
				transaction. False triggering of the event is possible.
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Z	RW PHYEND			Write '1' to enable interrupt for event PHYEND
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
а	RW CTEPRESENT			Write '1' to enable interrupt for event CTEPRESENT
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled





# 6.18.15.40 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			a Z Y	VUTSRQPONMLK I HGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW READY			Write '1' to disable interrupt for event READY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ADDRESS			Write '1' to disable interrupt for event ADDRESS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW PAYLOAD			Write '1' to disable interrupt for event PAYLOAD
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW DISABLED			Write '1' to disable interrupt for event DISABLED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW DEVMATCH			Write '1' to disable interrupt for event DEVMATCH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW DEVMISS			Write '1' to disable interrupt for event DEVMISS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW RSSIEND			Write '1' to disable interrupt for event RSSIEND
				A new RSSI sample is ready for readout from the
				RADIO.RSSISAMPLE register
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
1	RW BCMATCH	Lilabica	1	Write '1' to disable interrupt for event BCMATCH
•	NW DEWATER			·
				Bit counter value is specified in the RADIO.BCC register
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW CRCOK			Write '1' to disable interrupt for event CRCOK
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW CRCERROR			Write '1' to disable interrupt for event CRCERROR



Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			a Z Y	VUTSRQPONMLK I HGFEDCBA
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
М	RW FRAMESTART			Write '1' to disable interrupt for event FRAMESTART
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW EDEND			Write '1' to disable interrupt for event EDEND
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
0	RW EDSTOPPED			Write '1' to disable interrupt for event EDSTOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Р	RW CCAIDLE			Write '1' to disable interrupt for event CCAIDLE
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Q	RW CCABUSY			Write '1' to disable interrupt for event CCABUSY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
R	RW CCASTOPPED			Write '1' to disable interrupt for event CCASTOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW RATEBOOST		_	Write '1' to disable interrupt for event RATEBOOST
_		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW TXREADY	2.102.FCG	-	Write '1' to disable interrupt for event TXREADY
•	NW TAKEADT	Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
U	RW RXREADY	Lilabica	1	Write '1' to disable interrupt for event RXREADY
U	NW NANLADI	Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
V	RW MHRMATCH	Enabled	1	
V	RW WINKWAICH	Class	1	Write '1' to disable interrupt for event MHRMATCH
		Clear	1	Disable  Read: Disabled
		Disabled	0	Read: Disabled
V	DIM CVNC	Enabled	1	Read: Enabled
Υ	RW SYNC			Write '1' to disable interrupt for event SYNC
				A possible preamble has been received in Ble_LR125Kbit,
				Ble_LR500Kbit or leee802154_250Kbit modes during an RX
				transaction. False triggering of the event is possible.
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled





Bit n	umber		313	0 29	28 2	7 2	6 2	5 24	23	22 2	21 2	20 1	19 1	8 1	7 1	5 15	5 14	113	12	11	10	9	8 7	7 6	5	4	3	2	1 0
ID					a i	ΖY	1		V	U	Т	S	R (	Q F	, C	N	l N	1 L	K		ī		ŀ	1 0	i F	Е	D	С	ВА
Rese	t 0x00000000		0 (	0 0	0 (	0 (	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 0
ID																													
Z	RW PHYEND								W	rite '	'1' t	o d	lisal	ole	inte	rru	pt	for e	ever	nt P	HYI	END	)						
		Clear	1						Di	sable	e																		
		Disabled	0						Re	ad:	Disa	able	ed																
		Enabled	1						Re	ad:	Ena	ble	d																
а	RW CTEPRESENT								W	rite '	'1' t	o d	lisal	ole	inte	rru	pt 1	for e	ever	nt C	TEF	PRES	SEN	Т					
		Clear	1						Di	sable	e																		
		Disabled	0						Re	ad:	Disa	able	ed																
		Enabled	1						Re	ad:	Ena	ble	d																

# 6.18.15.41 CRCSTATUS

Address offset: 0x400

**CRC** status

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A R CRCSTATUS			CRC status of packet received
	CRCError	0	Packet received with CRC error
	CRCOk	1	Packet received with CRC ok

# 6.18.15.42 RXMATCH

Address offset: 0x408

Received address

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID	A A .
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field	
A R RXMATCH	Received address

Logical address of which previous packet was received

# 6.18.15.43 RXCRC

Address offset: 0x40C

CRC field of previously received packet

A R RXCRC		CRC field of previously received packet
ID Acce Field		
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0


CRC field of previously received packet



### 6.18.15.44 DAI

Address offset: 0x410


Device address match index



### 6.18.15.45 PDUSTAT

Address offset: 0x414

Payload status



# 6.18.15.46 CTESTATUS

Address offset: 0x44C

CTEInfo parsed from received packet

Bit n	umbe	er	31 30	0 29	28 2	7 26	25 :	24 2	23 2	22 2	1 20	19 1	.8 17	7 16	15	14 1	13 12	11	10 9	8	7	6 !	5 .	4 3	2	1 0
ID																					С	СІ	В	А А	Α	АА
Rese	et OxO	0000000	0 0	0	0 0	0	0	0	0 (	0 0	0	0	0 0	0	0	0	0 0	0	0 0	0	0	0 (	0	0 0	0	0 0
ID																										
Α	R	CTETIME						(	CTE	Tim	e pa	rsed	fror	n pa	icke	t										
В	R	RFU						- 1	RFU	par	sed	fron	n pa	cket												
С	R	CTETYPE						(	CTE	Туре	e pa	rsed	fror	n pa	cke	t										

### 6.18.15.47 DFESTATUS

Address offset: 0x458

DFE status information



D': 1		24 20 20 20 27 24	C 25 24	122 22 24 20 40 40 47 46 45 44 42 42 44 40 0 0 7 6 5 4 2 2 2 4 0
Bit number		31 30 29 28 27 26	b 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ВААА
Reset 0x00000000		0 0 0 0 0 0	0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field				
A R SWITCHING	STATE			Internal state of switching state machine
	Idle	0		Switching state Idle
	Offset	1		Switching state Offset
	Guard	2		Switching state Guard
	Ref	3		Switching state Ref
	Switching	4		Switching state Switching
	Ending	5		Switching state Ending
B R SAMPLINGS	TATE			Internal state of sampling state machine
	Idle	0		Sampling state Idle
	Sampling	1		Sampling state Sampling

# 6.18.15.48 PACKETPTR

Address offset: 0x504

Packet pointer

Bit nu	umber	3:	1 30 2	9 2	28 27	7 26	5 25	5 24	4 23	3 22	21	20	19 1	18 1	17 1	6 1	.5 1	4 1	3 12	11	10	9	8	7	6	5	4	3	2	1	0
ID		А	A A	۱ ۸	A A	A	Α	. A	ι A	Α	Α	Α	Α	A ,	A A	۱ ۸	Δ Δ	Δ Δ	ι A	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α
Rese	t 0x00000000	0	0 (	) (	0 0	0	0	0	0	0	0	0	0	0	0 0	) (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																															
Α	RW PACKETPTR								Pa	cke	t pc	oint	er																		
									Pa	acke	t ad	ldre	ess 1	to b	e u	sec	d fo	r th	e ne	ext 1	ran	ısm	issi	ion	or						
									re	cep	tion	1. W	/he	n tr	ansı	mit	tting	g, tl	ne p	ack	et p	ooir	ntec	d to	o by	у					
									th	is a	ddre	ess	will	l be	tra	nsr	nitt	ted	and	wh	en	rec	eivi	ing,	, th	ie					
									re	ceiv	/ed	pac	ket	wil	l be	W	ritte	en t	o th	is a	ddr	ess	. Th	nis	ado	dre	SS				
									is	a by	yte a	alig	ned	l RA	M a	ado	dres	ss.													
													_							,											
															e me		· ·								ut						
										١	whi	ch i	ner	nor	ies	are	ava	aila	ble i	tor	Eas	yDľ	VIA.								

# 6.18.15.49 FREQUENCY

Address offset: 0x508

Frequency

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A A A A A A
Rese	et 0x00000002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW FREQUENCY		[0100]	Radio channel frequency
				Frequency = 2400 + FREQUENCY (MHz).
В	RW MAP			Channel map selection.
		Default	0	Channel map between 2400 MHZ 2500 MHz
				Frequency = 2400 + FREQUENCY (MHz)
		Low	1	Channel map between 2360 MHZ 2460 MHz
				Frequency = 2360 + FREQUENCY (MHz)



# 6.18.15.50 TXPOWER

Address offset: 0x50C

Output power

Bit numb	per		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ID				АААА	A A A A
Reset 0x	00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
ID Ac					
A RV	W TXPOWER			RADIO output power	
				Output power in number of dBm, i.e. if the value -20 is specified the output power will be set to -20 dBm.	
		Pos8dBm	0x8	+8 dBm	
		Pos7dBm	0x7	+7 dBm	
		Pos6dBm	0x6	+6 dBm	
		Pos5dBm	0x5	+5 dBm	
		Pos4dBm	0x4	+4 dBm	
		Pos3dBm	0x3	+3 dBm	
		Pos2dBm	0x2	+2 dBm	
		0dBm	0x0	0 dBm	
		Neg4dBm	0xFC	-4 dBm	
		Neg8dBm	0xF8	-8 dBm	
		Neg12dBm	0xF4	-12 dBm	
		Neg16dBm	0xF0	-16 dBm	
		Neg20dBm	0xEC	-20 dBm	
		Neg30dBm	0xE2	-40 dBm	Deprecated
		Neg40dBm	0xD8	-40 dBm	

# 6.18.15.51 MODE

Address offset: 0x510

Data rate and modulation

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ААА
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW MODE			Radio data rate and modulation setting. The radio supports
				frequency-shift keying (FSK) modulation.
		Nrf_1Mbit	0	1 Mbps Nordic proprietary radio mode
		Nrf_2Mbit	1	2 Mbps Nordic proprietary radio mode
		Ble_1Mbit	3	1 Mbps BLE
		Ble_2Mbit	4	2 Mbps BLE
		Ble_LR125Kbit	5	Long range 125 kbps TX, 125 kbps and 500 kbps RX
		Ble_LR500Kbit	6	Long range 500 kbps TX, 125 kbps and 500 kbps RX
		leee802154_250Kbit	15	IEEE 802.15.4-2006 250 kbps

# 6.18.15.52 PCNF0

Address offset: 0x514

Packet configuration register 0

Bit n	umber		3:	1 30	29	28	27	26	25	24	23 2	2 21	. 20	19	18	17	16	15 1	4 1.	3 12	11	10 9	9	8 7	' €	5	4	3	2	1 0
ID				J	J			1	Н	Н	G (	ò	F	Ε	Ε	Ε	Ε							С				Α	Α ,	А А
Rese	et 0x00000000		0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0 (	0 0	0	0	0 (	0	0 0	0	0	0	0	0 (	0 0
ID																														
Α	RW LFLEN										Leng	gth c	n a	ir o	f LE	NG	тн	fiel	d in	nun	nbe	r of	bit	S.						
С	RW SOLEN										Leng	gth o	n a	ir o	f SC	) fie	eld i	n nı	umb	er c	of by	/tes.								
Ε	RW S1LEN										Leng	gth c	n a	ir o	f S1	l fie	eld i	n nı	umb	er c	of bi	ts.								
F	RW S1INCL										Inclu	ıde (	or e	xclı	ıde	<b>S</b> 1	fiel	d in	RA	M										
		Automatic	0								Inclu	ıde S	S1 f	ield	in	RA	Мо	nly	if S	1LEN	1 > (	)								
		Include	1								Alwa	ays i	nclu	ıde	S1	fiel	d in	RA	M i	ndep	oen	dent	of	S1L	.EN					
G	RW CILEN										Leng	th c	of co	ode	inc	lica	tor	- lo	ng r	ange	9									
Н	RW PLEN										Leng	th c	of pi	rear	nbl	e o	n ai	ir. D	ecis	ion	nioq	nt: T	ASI	<s_s< td=""><td>TA</td><td>RT t</td><td>ask</td><td></td><td></td><td></td></s_s<>	TA	RT t	ask			
		8bit	0								8-bit	pre	eam	ble																
		16bit	1								16-b	it pr	rear	nbl	e															
		32bitZero	2								32-b	it ze	ero	prea	aml	ble	- us	ed	for I	EEE	802	2.15.	4							
		LongRange	3								Prea	mbl	e -	use	d fo	or B	LE I	ong	rar	ige										
I	RW CRCINC										Indi	cates	s if	LEN	GT	H fi	eld	con	tair	ıs CF	RC o	r no	t							
		Exclude	0								LEN	STH	do	es n	ot	con	tair	n CR	C											
		Include	1								LEN	GTH	inc	lude	es (	CRC														
J	RW TERMLEN										Leng	gth c	of Ti	ERN	1 fie	eld	in L	ong	Rai	nge	ope	ratio	on							

# 6.18.15.53 PCNF1

Address offset: 0x518

Packet configuration register 1

Bit r	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C C C B B B B B B B A A A A A A A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW MAXLEN		[0255]	Maximum length of packet payload. If the packet payload is larger than MAXLEN, the radio will truncate the payload to MAXLEN.
В	RW STATLEN		[0255]	Static length in number of bytes  The static length parameter is added to the total length of the payload when sending and receiving packets, e.g. if the static length is set to N the radio will receive or send N bytes more than what is defined in the LENGTH field of the packet.
С	RW BALEN		[24]	Base address length in number of bytes  The address field is composed of the base address and the one byte long address prefix, e.g. set BALEN=2 to get a total address of 3 bytes.
D	RW ENDIAN	Little Big	0 1	On-air endianness of packet, this applies to the SO, LENGTH, S1, and the PAYLOAD fields.  Least significant bit on air first  Most significant bit on air first
Е	RW WHITEEN	Disabled Enabled	0 1	Enable or disable packet whitening Disable Enable






### 6.18.15.54 BASEO

Address offset: 0x51C


Base address 0



### 6.18.15.55 BASE1

Address offset: 0x520

Base address 1



# 6.18.15.56 PREFIXO

Address offset: 0x524

Prefixes bytes for logical addresses 0-3

A-D RW AP[i] (i=03)	Address prefix i.
ID Acce Field	Value Description
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	D D D D D D D C C C C C C C B B B B B B
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

### 6.18.15.57 PREFIX1

Address offset: 0x528

Prefixes bytes for logical addresses 4-7

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	D D D D D D D	O C C C C C C C B B B B B B B A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A-D RW AP[i] (i=47)		Address prefix i.

# 6.18.15.58 TXADDRESS

Address offset: 0x52C Transmit address select





ID Acce Fie			
Reset 0x0000	0000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			ААА
Bit number		31 30 29 28 27 26 25	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Transmit address select

Logical address to be used when transmitting a packet

# 6.18.15.59 RXADDRESSES

Address offset: 0x530 Receive address select

Bit nu	ımber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				HGFEDCBA
Reset	0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А-Н	RW ADDR[i] (i=07)			Enable or disable reception on logical address i.
		Disabled	0	Disable
		Enabled	1	Enable

# 6.18.15.60 CRCCNF

Address offset: 0x534

CRC configuration


Bit	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B B A A
Reset 0x00000000			0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID				Description
Α	RW LEN		[13]	CRC length in number of bytes.
				Note: For MODE Ble_LR125Kbit and
				Ble_LR500Kbit, only LEN set to 3 is supported
		Disabled	0	CRC length is zero and CRC calculation is disabled
		One	1	CRC length is one byte and CRC calculation is enabled
		Two	2	CRC length is two bytes and CRC calculation is enabled
		Three	3	CRC length is three bytes and CRC calculation is enabled
В	RW SKIPADDR			Include or exclude packet address field out of CRC
				calculation.
		Include	0	CRC calculation includes address field
		Skip	1	CRC calculation does not include address field. The CRC
				calculation will start at the first byte after the address.
		leee802154	2	CRC calculation as per 802.15.4 standard. Starting at first
				byte after length field.

# 6.18.15.61 CRCPOLY

Address offset: 0x538

CRC polynomial





#### 6.18.15.62 CRCINIT

Address offset: 0x53C

CRC initial value

Α	RW CRCINIT		CRC initial value
ID			
Rese	t 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit n	umber	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Initial value for CRC calculation

packet to the start of the first bit of the subsequent packet.

#### 6.18.15.63 TIFS


Address offset: 0x544
Interframe spacing in µs

Bit r	number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Res	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		Value Description
Α	RW TIFS	Interframe spacing in μs
		Interframe space is the time interval between two
		consecutive packets. It is defined as the time, in
		microseconds, from the end of the last bit of the previous

## 6.18.15.64 RSSISAMPLE

Address offset: 0x548

**RSSI** sample



#### 6.18.15.65 STATE

Address offset: 0x550 Current radio state

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A R STATE			Current radio state
	Disabled	0	RADIO is in the Disabled state
	RxRu	1	RADIO is in the RXRU state
	RxIdle	2	RADIO is in the RXIDLE state
	Rx	3	RADIO is in the RX state
	RxDisable	4	RADIO is in the RXDISABLED state
	TxRu	9	RADIO is in the TXRU state
	TxIdle	10	RADIO is in the TXIDLE state
	Тх	11	RADIO is in the TX state
	TxDisable	12	RADIO is in the TXDISABLED state

## 6.18.15.66 DATAWHITEIV

Address offset: 0x554


Data whitening initial value

Bit r	umber	31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A
Rese	et 0x00000040	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Description
Α	RW DATAWHITEIV		Data whitening initial value. Bit 6 is hardwired to '1', writing
			'0' to it has no effect, and it will always be read back and
			used by the device as '1'.
			Bit 0 corresponds to Position 6 of the LSFR, Bit 1 to Position
			5, etc.

#### 6.18.15.67 BCC

Address offset: 0x560 Bit counter compare





Bit counter compare register

# 6.18.15.68 DAB[n] (n=0..7)


Address offset:  $0x600 + (n \times 0x4)$ Device address base segment n

Α	RW DAB	Device address base segment n
ID		
Res	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit r	number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

# 6.18.15.69 DAP[n] (n=0..7)

Address offset:  $0x620 + (n \times 0x4)$ 

Device address prefix n



#### 6.18.15.70 DACNF

Address offset: 0x640

Device address match configuration

Bit nu	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 1	4 13 :	12 11	10 9	8	7	6	5 4	3	2	1 0
ID					P C	N	M L	K J	-1	Н	G	F E	D	С	ВА
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0	0	0 0	0 0	0	0	0	0 0	0	0	0 0
ID															
A-H	RW ENA[i] (i=07)			Enable or disable device	addı	ress r	natch	ng u	sing	dev	/ice				
				address i											
		Disabled	0	Disabled											
		Enabled	1	Enabled											
I-P	RW TXADD[i] (i=07)			TxAdd for device addres	s i										

#### 6.18.15.71 MHRMATCHCONF

Address offset: 0x644

Search pattern configuration



A   A   A   A   A   A   A   A   A   A	
<u> </u>	
ID A A A A A A A A A A A A A A A A A A A	0 0
	A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	1 0

# 6.18.15.72 MHRMATCHMAS

Address offset: 0x648

Pattern mask

Bit n	Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19 1	18 1	17 1	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α ,	Δ,	4 A
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0 0	
10																																	
שו																																	

#### 6.18.15.73 MODECNFO

Address offset: 0x650

Radio mode configuration register 0

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C C A
Rese	et 0x00000200		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW RU			Radio ramp-up time
		Default	0	Default ramp-up time (tRXEN and tTXEN), compatible with
				firmware written for nRF51
		Fast	1	Fast ramp-up (tRXEN,FAST and tTXEN,FAST), see electrical
				specification for more information
				When enabled, TIFS is not enforced by hardware and
				software needs to control when to turn on the Radio.
С	RW DTX			Default TX value
				Specifies what the RADIO will transmit when it is not
				started, i.e. between:
				RADIO.EVENTS_READY and RADIO.TASKS_START
				RADIO.EVENTS_END and RADIO.TASKS_START
				RADIO.EVENTS_END and RADIO.EVENTS_DISABLED
				Note: For IEEE 802.15.4 250 kbps mode only
				Center is a valid setting
				Note: For Phiotocth Law Facrow Long Pange
				Note: For Bluetooth Low Energy Long Range mode only Center is a valid setting
		D1	0	Transmit '1'
		B1 B0	0	Transmit '0'
		DU	1	HallStille U




Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ID		СС	А
Reset 0x00000200		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
ID Acce Field			
	Center	2 Transmit center frequency	
		When tuning the crystal for center frequency, the RADIO	
		must be set in DTX = Center mode to be able to achieve the expected accuracy	

#### 6.18.15.74 SFD

Address offset: 0x660

IEEE 802.15.4 start of frame delimiter




#### 6.18.15.75 EDCNT

Address offset: 0x664

IEEE 802.15.4 energy detect loop count

Number of iterations to perform an ED scan. If set to 0 one scan is performed, otherwise the specified number + 1 of ED scans will be performed and the max ED value tracked in EDSAMPLE.



#### 6.18.15.76 EDSAMPLE

Address offset: 0x668

IEEE 802.15.4 energy detect level

Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A R EDLVL	[0127]	IEEE 802.15.4 energy detect level
		Register value must be converted to IEEE 802.15.4 range by
		an 8-bit saturating multiplication by factor ED_RSSISCALE, as
		shown in the code example for ED sampling

#### 6.18.15.77 CCACTRL

Address offset: 0x66C

IEEE 802.15.4 clear channel assessment control



Bit n	umber		31	30	29	28	27	26	25	24	23 2	22 2	1 2	0 19	9 18	3 17	' 16	15	14	13	12	11 1	0 9	8	7	6	5	4	3 2	1	0
ID			D	D	D	D	D	D	D	D	С	C C	C C	: C	. C	С	С	В	В	В	В	В	3 B	В					Δ	A	. A
Rese	et 0x052D0000		0	0	0	0	0	1	0	1	0	0 1	. 0	) 1	. 1	0	1	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																															
Α	RW CCAMODE										CCA	mc	de	of	ope	rat	ion														
		EdMode	0								Ene	rgy	abo	ove	thre	esh	old														
											Wil	rep	ort	bu	sy v	vhe	ne	ver	en	ergy	is (	dete	ecte	d a	bov	e					
											CCA	ED1	THR	ES																	
		CarrierMode	1								Car	rier	see	n																	
											Wil	rep	ort	bu	sy v	vhe	ene	ver	100	npli	ant	IEE	E 80	)2.:	15.4	sig	nal	is			
											see	n																			
		CarrierAndEdMode	2								Ene	rgy	abo	ve	thre	esh	old	A١	ID d	arri	er s	seer	1								
		CarrierOrEdMode	3								Ene	rgy	abo	ve	thre	esh	old	OF	ca	rrie	r se	en									
		EdModeTest1	4								Ene	rgy	abo	ove	thre	esh	old	tes	st m	node	e th	at v	vill a	bo	rt w	her	n fir	st			
											ED i	mea	sur	em	ent	ov	er t	hre	sho	old i	s se	een.	No	ave	erag	ing.					
В	RW CCAEDTHRES										CCA	en	erg	y bı	usy	thr	esh	old	. U	sed	in a	all th	ie C	CA	mo	des					
											exc	ept	Car	rier	Мо	de															
											Mu	st be	e cc	nv	erte	d f	ron	ı IE	EE :	802	.15.	.4 ra	nge	by	div	idin	g b	У			
											fact	or E	D_	RSS	ISC	ALE	- s	imi	lar	to E	DSA	AMI	LE I	reg	iste	r					
С	RW CCACORRTHRES										CCA	oo l	rel	ato	r bu	ısy	thr	esh	old	. Or	lly r	rele	/ant	to							
											Car	rierl	Mo	de,	Car	rie	An	dEc	M	ode,	an	d C	arrie	rO	rEd	Mod	de.				
D	RW CCACORRCNT										Lim	it fo	r o	ccu	rand	ces	abo	ove	CC	ACC	DRR	THE	RES.	WI	nen	not					
											equ	al to	o ze	ro	the	СО	rol	ato	r ba	sec	l sig	gnal	det	ect	is e	nab	led	i.			

## 6.18.15.78 DFEMODE

Address offset: 0x900

Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure (AOD)

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW DFEOPMODE			Direction finding operation mode
		Disabled	0	Direction finding mode disabled
		AoD	2	Direction finding mode set to AoD
		AoA	3	Direction finding mode set to AoA

## **6.18.15.79 CTEINLINECONF**

Address offset: 0x904

Configuration for CTE inline mode

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14	13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			G F F F E E C B A
Reset 0x00002800		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 1 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW CTEINLINECTRLEN		Enable parsing of CTEInfo from	n received packet in BLE
		modes	
	Enabled	1 Parsing of CTEInfo is enabled	
	Disabled	O Parsing of CTEInfo is disabled	
B RW CTEINFOINS1		CTEInfo is S1 byte or not	



D   1   1   1   1   1   1   1   1   1	Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reset					
Note		t 0x00002800			
Notins 0 CTEIRIO is NOT in S1 byte (advertising PDU)  Sampling-whitching if CRC is not OK  Yes 1 Sampling and antenna switching also when CRC is not OK  No 0 No sampling and antenna switching when CRC is not OK  No No Sampling and antenna switching when CRC is not OK  Max range of CTETIME  Note: Valid range is 2-20 in BLE core spec. If larger than 20, it can be an indication of an error in the received packet.  20 0 20 in Blue unit (defoult)  Set to 20 if passed CTETIME is larger han 20  31 1 31 in Blue unit  63 2 63 in Blue unit  64 5 SWITCHING period when CTEINLINEMODE is set  When the device is in ADD mote, this is used when the received CTEType is "ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 us". When in ADA mode, this is used when TSWITCHING ADD 1 used when TSWITCHISPACING is 4 us.  4 us  5 pacing between samples for the samples in the SWITCHING ADD 1 used when TSWITCHING ADD 1 used when the received CTETYpe is "ADD 2 us". When in ADA mode, this is used when TSWITCHING ADD 1 used when TSWITCHING ADD 1 used when TSWITCHING ADD 1 used when TSWITCHING ADD 2 us.  4 us  4 us  5 pacing between samples for the samples in the SWITCHING ADD 1 used when TSWITCHING ADD 1 use					
C RW CTERRORHANDLING  Yes 1 Sampling and antenna switching also when CRC is not OK  No 0 No sampling and antenna switching also when CRC is not OK  No sampling and antenna switching also when CRC is not OK  Max range of CTETIME  Note: Valid range is 2-20 in BLE core spec. If larger than 20, it can be an indication of an error in the received packet.  20 0 20 in Bus unit (default)  Set to 20 if parsed CTETIME is larger han 20  31 1 31 in Bus unit  63 2 63 in Bus unit  F RW CTEINLINERMODELUS  F RW CTEINLINERMODELUS  When the device is in ADD mode, this is used when the received CTEType is "ADD 1 us". When in ADA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us  2us 2 2us  1us 3 1us  500ns 4 0.5uss  250ns 5 0.25us  125ns 6 0.125us  Spacing between samples for the samples in the SWITCHINERMODE is set  When the device is in ADD mode, this is used when the received CTEType is "ADD 1 us". When in ADA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us  2us 2 2us  1us 3 1us  500ns 4 0.5uss  125ns 6 0.125us  When the device is in ADD mode, this is used when the received CTEType is "ADD 2 us". When in ADA mode, this is used when TSWITCHINERMODE is set  When the device is in ADD mode, this is used when the received CTEType is "ADD 2 us". When in ADA mode, this is used when TSWITCHINERMODE is set  When the device is in ADD mode, this is used when the received CTEType is "ADD 2 us". When in ADA mode, this is used when TSWITCHINERMODE is set  When the device is in ADD mode, this is used when the received CTEType is "ADD 2 us". When in ADA mode, this is used when TSWITCHINERMODE is set  When the device is in ADD mode, this is used when the received CTEType is "ADD 2 us". When in ADA mode, this is used when TSWITCHINERMODE is set  When the device is in ADD mode, this is used when the received CTEType is "ADD 2 us". When in ADA mode, this is used when TSWITCHINERMODE is set  When the device is in ADD mode, this is used when the received CTETYpe is "ADD 2 us". When in ADA mode, this is used when TSWITCHINERMODE			InS1	1	CTEInfo is in S1 byte (data PDU)
Ves			NotInS1	0	CTEInfo is NOT in S1 byte (advertising PDU)
RW CTEINLINERXMODEJUS	С	RW CTEERRORHANDLING			Sampling/switching if CRC is not OK
E RW CTETIMEVALIDRANGE   Max range of CTETIme    Note: Valid range is 2-20 in BLE core spec. If larger than 20, it can be an indication of an error in the received packet.  20 0 20 in Bus unit (default)    Set to 20 if parsed CTETIme is larger han 20    31 1 31 in Bus unit    63 2 65 in Bus unit    63 2 65 in Bus unit    Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set When the device is in ADD mode, this is used when the received CTEType is "ADD 1 us". When in ADA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us 2 us 2 2 2us    1us 3 1us    500ns 4 0.5us   250ns 5 0.25us   125ns 6 0.125us    G RW CTEINLINERIMODEJUS   Spacing between samples for the samples in the SWITCHING Period when CTEINLINEMODE is set When the device is in ADD mode, this is used when the received CTEType is "ADD 2 us". When in ADA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us SWITCHING Period when CTEINLINEMODE is set When the device is in ADD mode, this is used when the received CTEType is "ADD 2 us". When in ADA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 4us   2us 2 2us   2us 3 1us   3us   3us			Yes	1	Sampling and antenna switching also when CRC is not OK
Note: Valid range is 2-20 in BLE core spec. If larger than 20, it can be an indication of an error in the received packet.    20			No	0	No sampling and antenna switching when CRC is not OK
Larger than 20, it can be an indication of an error in the received packet.  20 0 20 in 8us unit (default)  Set to 20 if parsed CTETime is larger han 20 31 1 31 1 33 in 8us unit 63 2 63 in 8us unit  Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us 1 4us 2us 2 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  Spacing between samples for the samples in the SWITCHINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.  4us 4us 4us 4us 4us 4us 4us 4us 4us 4u	Ε	RW CTETIMEVALIDRANGE			Max range of CTETime
Larger than 20, it can be an indication of an error in the received packet.  20 0 20 in 8us unit (default)  Set to 20 if parsed CTETime is larger han 20 31 1 31 1 33 in 8us unit 63 2 63 in 8us unit  Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us 1 4us 2us 2 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  Spacing between samples for the samples in the SWITCHINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.  4us 4us 4us 4us 4us 4us 4us 4us 4us 4u					
In the received packet.					Note: Valid range is 2-20 in BLE core spec. If
20					larger than 20, it can be an indication of an error
Set to 20 if parsed CTETIME is larger han 20     31					in the received packet.
### SOMASK    Summary			20	0	20 in 8us unit (default)
### SOMASK    Summary					Sat to 20 if parced CTETime is larger han 20
F RW CTEINLINERXMODELUS  F RW CTEINLINERXMODEL			21	1	·
F RW CTEINLINERXMODEJUS  Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set  When the device is in AoD mode, this is used when the received CTEType is "AoD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  GRAV CTEINLINERXMODEJUS  FOR THE PROPERTY OF THE SAMPLES					
SWITCHING period when CTEINLINEMODE is set  When the device is in AOD mode, this is used when the received CTEType is "AOD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  GRW CTEINLINERXMODE2US  FRAV CTEINLINERXMODE2US  Aus 1 4us 2us 2 Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 4us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  FRAV SOCONF  FRAV SOCONF  FRAV SOCONF  FRAV SOMASK  SWITCHING period when CTEINLINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  FRAV SOCONF  SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK  The least significant bit always corresponds to the first bit of	F	RW CTEINIINERYMODEIUS	03		
When the device is in AoD mode, this is used when the received CTEType is "AoD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  GRW CTEINLINERXMODE2US  From the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  From the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 500ns 4 0.5us 250ns 5 0.25us 15ns 6 0.125us  H RW SOCONF  From the dest significant bit always corresponds to the first bit of S0 received.  I RW SOMASK  From the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 500ns 4 0.5us 250ns 5 0.25us 50 bit pattern to match The least significant bit always corresponds to the first bit of S0 received.  I RW SOMASK  From the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 3 1us 500ns 4 50 0.5us 500ns 4 50 0.5us 50 0	•	W CIENCENCIONIO DE 103			
received CTEType is "AoD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  G RW CTEINLINERXMODEZUS  RW CTEINLINERXMODEZUS  4us 1 4us 2us 2 2us 3paing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us. 4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  FRW SOCONF  So bit pattern to match The least significant bit always corresponds to the first bit of 50 received.  I RW SOMASK The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the					·
used when TSWITCHSPACING is 2 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  GRAV CTEINLINERXMODEZUS  When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  The least significant bit always corresponds to the first bit of 50 received.  I RW SOMASK  The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of					
Aus 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  RW CTEINLINERXMODE2US  RW CTEINLINERXMODE2US  Aus 1 4us 2us 2 2us 4us 4us 1 4us 2us 2 2us 4us 4us 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  RW SOCONF  RW SOMASK  SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
2us   2us   1us   3   1us   500ns   4   0.5us   250ns   5   0.25us   250ns   125ns   6   0.125us   5   5   5   6   5   5   6   6   6   6			_		
The least significant bit always corresponds to the first bit of SO neceived.  1 Us  500ns 4 0.5us 0.25us 0.25us 125ns 6 0.125us  Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4 us 4 us 2 us 2 us 4 us 5 00ns 4 0.5us 5 0.25us 125ns 6 0.125us  H RW SOCONF  SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK  The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the fi					
SOONS 4 0.5us 25ons 5 0.25us 125ns 6 0.125us  G RW CTEINLINERXMODE2US  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 25ons 5 0.25us  125ns 6 0.125us  H RW SOCONF  RW SOCONF  RW SOMASK  50 0.125us  CTEINLINERXMODE2US  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 25ons 5 0.25us 125ns 6 0.125us  SO bit pattern to match The least significant bit always corresponds to the first bit of 50 received.  RW SOMASK  The least significant bit always corresponds to the first bit of					
250ns 5 0.25us 125ns 6 0.125us  G RW CTEINLINERXMODE2US  RW CTEINLINERXMODE2US  Aus 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  RW SOCONF  RW SOMASK  5 0.25us 5					
Aus 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF SOCONF  RW SOMASK  Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 500ns 5 0.25us 500ns 50					
Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK  The least significant bit always corresponds to the first bit of The least significant bit always corresponds to the first bit of					
SWITCHING period when CTEINLINEMODE is set  When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  So bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK The least significant bit always corresponds to the first bit of	G	DW CTEINIINEDYMODESIIS	123115	0	
When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  SO bit pattern to match The least significant bit always corresponds to the first bit of 50 received.  I RW SOMASK  SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of	J	NW CILINEINEINAMODE203			
received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF  SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK  SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
used when TSWITCHSPACING is 4 us.  4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
4us 1 4us 2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
2us 2 2us 1us 3 1us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
1 us 500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
500ns 4 0.5us 250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF S0 bit pattern to match The least significant bit always corresponds to the first bit of S0 received.  I RW SOMASK S0 bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
250ns 5 0.25us 125ns 6 0.125us  H RW SOCONF S0 bit pattern to match The least significant bit always corresponds to the first bit of S0 received.  I RW SOMASK S0 bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
H RW SOCONF SO bit pattern to match The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK SO bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
H RW SOCONF S0 bit pattern to match The least significant bit always corresponds to the first bit of S0 received.  I RW SOMASK S0 bit mask to set which bit to match The least significant bit always corresponds to the first bit of					
The least significant bit always corresponds to the first bit of SO received.  I RW SOMASK SO bit mask to set which bit to match  The least significant bit always corresponds to the first bit of	н	RW SOCONE	123115	U	
SO received.  I RW SOMASK SO bit mask to set which bit to match  The least significant bit always corresponds to the first bit of	п	IVAN SOCOINE			·
I RW SOMASK SO bit mask to set which bit to match  The least significant bit always corresponds to the first bit of					The least significant bit always corresponds to the first bit of
The least significant bit always corresponds to the first bit of					S0 received.
	1	RW SOMASK			SO bit mask to set which bit to match
					The least significant bit always corresponds to the first bit of
S0 received.					S0 received.
S0 received.					

# 6.18.15.80 DFECTRL1

Address offset: 0x910

Various configuration for Direction finding





Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
D			1.1.1	I H H H H G G G F E E E C C C B A A A A
Rese	et 0x00023282		0 0 0 0 0 0	0 0 0 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 0 0 1
١	RW NUMBEROF8US			Length of the AoA/AoD procedure in number of 8 us units
				Always used in TX mode, but in RX mode only when
				CTEINLINECTRLEN is 0
В	RW DFEINEXTENSION			Add CTE extension and do antenna switching/sampling in
				this extension
		CRC	1	AoA/AoD procedure triggered at end of CRC
		Payload	0	Antenna switching/sampling is done in the packet payload
С	RW TSWITCHSPACING			Interval between every time the antenna is changed in the
				SWITCHING state
		4us	1	4us
		2us	2	2us
		1us	3	1us
E	RW TSAMPLESPACINGREF			Interval between samples in the REFERENCE period
		4us	1	4us
		2us	2	2us
		1us 500ns	3	1us 0.5us
		250ns	5	0.25us
		125ns	6	0.125us
F	RW SAMPLETYPE		-	Whether to sample I/Q or magnitude/phase
		IQ	0	Complex samples in I and Q
		MagPhase	1	Complex samples as magnitude and phase
G	RW TSAMPLESPACING			Interval between samples in the SWITCHING period when
				CTEINLINECTRLEN is 0
				N
				Note: Not used when CTEINLINEDYMODELLIS or
				set. Then either CTEINLINERXMODE1US or CTEINLINERXMODE2US are used.
				CTEINEIMINODE203 dre daed.
		4us	1	4us
		2us	2	2us
		1us	3	1us
		500ns	4	0.5us
		250ns	5	0.25us
_	DW/ DEDEATDATTEDNI	125ns	6	0.125us
+	RW REPEATPATTERN			Repeat each individual antenna pattern N times sequentially, i.e. P0, P0, P1, P1, P2, P2, P3, P3, etc.
		NoRepeat	0	Do not repeat (1 time in total)
	RW AGCBACKOFFGAIN		·	Gain will be lowered by the specified number of gain steps
				at the start of CTE
				Note: First LNAGAIN gain drops, then MIXGAIN,
				then AAFGAIN
				arcii Aar Galii

# 6.18.15.81 DFECTRL2

Address offset: 0x914

Start offset for Direction finding



Bit r	number		31 30 29	28 2	7 26	25 2	24 2	3 22	21 2	0 19	18 1	.7 16	5 15 :	14 13	12 1	.1 10	9	8	7 (	6 5	5 4	3	2	1 0
ID				E	3 B	В	ВВ	ВВ	ВЕ	3 B	В	ВВ			Α .	4 A	Α	Α	Α /	Δ Δ	A	Α	Α.	А А
Res	et 0x000	00000	0 0 0	0 (	0 0	0 (	0 0	0	0 0	0 0	0 (	0 0	0	0 0	0	0 0	0	0	0 (	<b>D</b> 0	0	0	0	0 0
ID																								
Α	RW T	SWITCHOFFSET					Si	igne	d valı	ue of	fset	afte	r the	end	of th	ie Cl	RC b	efor	e st	arti	ng			
							S۱	witch	ning i	in nu	mbe	er of	16M	cycle	es									
								t		er of		_		ITCH prod			•							
В	RW T	SAMPLEOFFSET					Si	igne	d valı	ue of	fset	befo	ore s	tartin	g sa	mpli	ng ii	n nu	mbe	er o	f			
							1	6M (	cycle	s rela	tive	to t	he b	eginn	ing (	of th	e RE	FER	ENC	CE s	tate			
							-	12 u	s afte	er sw	itchi	ing s	tart											
								t		er of		_		MPLE ) prod										

#### **6.18.15.82 SWITCHPATTERN**


Address offset: 0x928

GPIO patterns to be used for each antenna

Maximum 8 GPIOs can be controlled. To secure correct signal levels on the pins, the pins must be configured in the GPIO peripheral as described in Pin configuration.

If, during switching, the total number of antenna slots is bigger than the number of written patterns, the RADIO loops back to the pattern used after the reference pattern.

A minimum number of 3 patterns must be written.



#### 6.18.15.83 CLEARPATTERN

Address offset: 0x92C

Clear the GPIO pattern array for antenna control



Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW CLEARPATTERN			Clears GPIO pattern array for antenna control
		Clear	1	Clear the GPIO pattern

# 6.18.15.84 PSEL.DFEGPIO[n] (n=0..7)

Address offset:  $0x930 + (n \times 0x4)$ 

Pin select for DFE pin n

Must be set before enabling the radio

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	L 0
ID			С	ВАААА	A A
Rese	t OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	l <b>1</b>
ID					
Α	RW PIN		[031]	Pin number	
В	RW PORT		[01]	Port number	
С	RW CONNECT			Connection	
		Disconnected	1	Disconnect	
		Connected	0	Connect	

#### 6.18.15.85 DFEPACKET.PTR

Address offset: 0x950

Data pointer

Bit n	umber	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 :	16	15 :	14 1	.3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
ID		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	A A	Δ Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	АА
Rese	t 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	RW PTR									Da	ta p	ooi	nte	r																	

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

## 6.18.15.86 DFEPACKET.MAXCNT

Address offset: 0x954

Maximum number of buffer words to transfer


Δ	RW MAYONT					Ma	vimi	ım n	umk	or o	f bu	ıffor	wor	dc t	o ti	rane	for								
ID																									4
Re	eset 0x00001000	0 0	0 0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 0	1	0	0	0	0	0	0 (	0	0	0	0	0
ID													А	Α	Α	Α	Α	Α	A	A A	Δ Δ	A	Α	Α .	A
Bi	t number	31 30	29 28 2	7 26 2	25 24	23	22 2	1 20	19 1	L8 17	16	15 3	4 13	3 12	11	10	9	8	7	6 5	5 4	- 3	2	1	0

## 6.18.15.87 DFEPACKET.AMOUNT

Address offset: 0x958



#### Number of samples transferred in the last transaction



#### 6.18.15.88 POWER

Address offset: 0xFFC
Peripheral power control

Bit n	umber		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000001		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW POWER			Peripheral power control. The peripheral and its registers
				will be reset to its initial state by switching the peripheral
				off and then back on again.
		Disabled	0	Peripheral is powered off
		Enabled	1	Peripheral is powered on

# 6.18.16 Electrical specification

## 6.18.16.1 General radio characteristics

Symbol	Description	Min.	Тур.	Max.	Units
$f_{OP}$	Operating frequencies	2360		2500	MHz
f <sub>PLL,CH,SP</sub>	PLL channel spacing		1		MHz
f <sub>DELTA,1M</sub>	Frequency deviation @ 1 Mbps		±170		kHz
f <sub>DELTA,BLE,1M</sub>	Frequency deviation @ BLE 1 Mbps		±250		kHz
f <sub>DELTA,2M</sub>	Frequency deviation @ 2 Mbps		±320		kHz
f <sub>DELTA,BLE,2M</sub>	Frequency deviation @ BLE 2 Mbps		±500		kHz
$fsk_{BPS}$	On-the-air data rate	125		2000	kbps
f <sub>chip</sub> , IEEE 802.15.4	Chip rate in IEEE 802.15.4 mode		2000		kchip,
					S

# 6.18.16.2 Radio current consumption (transmitter)

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>TX,PLUS8dBM,DCDC</sub>	TX only run current (DC/DC, 3 V) P <sub>RF</sub> = +8 dBm		14.2		mA
I <sub>TX,PLUS8dBM</sub>	TX only run current P <sub>RF</sub> = +8 dBm		30.4		mA
I <sub>TX,PLUS4dBM,DCDC</sub>	TX only run current (DC/DC, 3 V) $P_{RF} = +4 \text{ dBm}$		9.6		mA
I <sub>TX,PLUS4dBM</sub>	TX only run current P <sub>RF</sub> = +4 dBm		20.7		mA
I <sub>TX,0dBM,DCDC</sub>	TX only run current (DC/DC, 3 V) $P_{RF} = 0 \text{ dBm}$		4.9		mA
I <sub>TX,0dBM</sub>	TX only run current P <sub>RF</sub> = 0 dBm		10.3		mA
I <sub>TX,MINUS4dBM,DCDC</sub>	TX only run current DC/DC, 3 V P <sub>RF</sub> = -4 dBm		3.8		mA
I <sub>TX,MINUS4dBM</sub>	TX only run current P <sub>RF</sub> = -4 dBm		8.0		mA
I <sub>TX,MINUS8dBM,DCDC</sub>	TX only run current DC/DC, 3 V P <sub>RF</sub> = -8 dBm		3.4		mA
I <sub>TX,MINUS8dBM</sub>	TX only run current P <sub>RF</sub> = -8 dBm		7.1		mA



Symbol	Description	Min.	Тур.	Max.	Units
I <sub>TX,MINUS12dBM,DCDC</sub>	TX only run current DC/DC, 3 V P <sub>RF</sub> = -12 dBm		3.1		mA
I <sub>TX,MINUS12dBM</sub>	TX only run current P <sub>RF</sub> = -12 dBm		6.4		mA
I <sub>TX,MINUS16dBM,DCDC</sub>	TX only run current DC/DC, 3 V P <sub>RF</sub> = -16 dBm		2.9		mA
I <sub>TX,MINUS16dBM</sub>	TX only run current P <sub>RF</sub> = -16 dBm		5.9		mA
I <sub>TX,MINUS20dBM,DCDC</sub>	TX only run current DC/DC, 3 V P <sub>RF</sub> = -20 dBm		2.7		mA
I <sub>TX,MINUS20dBM</sub>	TX only run current P <sub>RF</sub> = -20 dBm		5.5		mA
I <sub>TX,MINUS40dBM,DCDC</sub>	TX only run current DC/DC, 3 V P <sub>RF</sub> = -40 dBm		2.3		mA
I <sub>TX,MINUS40dBM</sub>	TX only run current P <sub>RF</sub> = -40 dBm		4.5		mA
I <sub>START,TX,DCDC</sub>	TX start-up current DC/DC, 3 V, P <sub>RF</sub> = 4 dBm		4.3		mA
I <sub>START,TX</sub>	TX start-up current, P <sub>RF</sub> = 4 dBm		8.9		mA

# 6.18.16.3 Radio current consumption (Receiver)

Symbol	Description	Min.	Тур.	Max.	Units
I <sub>RX,1M,DCDC</sub>	RX only run current (DC/DC, 3 V) 1 Mbps/1 Mbps BLE		4.6		mA
I <sub>RX,1M</sub>	RX only run current (LDO, 3 V) 1 Mbps/1 Mbps BLE		9.6		mA
I <sub>RX,2M,DCDC</sub>	RX only run current (DC/DC, 3 V) 2 Mbps/2 Mbps BLE		5.2		mA
I <sub>RX,2M</sub>	RX only run current (LDO, 3 V) 2 Mbps/2 Mbps BLE		10.7		mA
I <sub>START,RX,1M,DCDC</sub>	RX start-up current (DC/DC, 3 V) 1 Mbps/1 Mbps BLE		3.4		mA
I <sub>START,RX,1M</sub>	RX start-up current 1 Mbps/1 Mbps BLE		6.8		mA

# 6.18.16.4 Transmitter specification

Symbol	Description	Min.	Тур.	Max.	Units
$P_{RF}$	Maximum output power		8		dBm
$P_RFC$	RF power control range		28		dB
$P_{RFCR}$	RF power accuracy			±4	dB
P <sub>RF1,1</sub>	1st Adjacent Channel Transmit Power 1 MHz (1 Mbps)		-25		dBc
P <sub>RF2,1</sub>	2nd Adjacent Channel Transmit Power 2 MHz (1 Mbps)		-54		dBc
P <sub>RF1,2</sub>	1st Adjacent Channel Transmit Power 2 MHz (2 Mbps)		-26		dBc
P <sub>RF2,2</sub>	2nd Adjacent Channel Transmit Power 4 MHz (2 Mbps)		-54		dBc
$E_{vm}$	Error vector magnitude IEEE 802.15.4		9		%rms
P <sub>harm2nd</sub> , IEEE 802.15.4	2nd harmonics in IEEE 802.15.4 mode		-51		dBm
P <sub>harm3rd, IEEE 802.15.4</sub>	3rd harmonics in IEEE 802.15.4		-51		dBm






Figure 112: Output power, 1 Mbps Bluetooth low energy mode, at maximum TXPOWER setting (typical values)




Figure 113: Output power, 1 Mbps Bluetooth low energy mode, at 0 dBm TXPOWER setting (typical values)

## 6.18.16.5 Receiver operation

Symbol	Description	Min.	Тур.	Max.	Units
P <sub>RX,MAX</sub>	Maximum received signal strength at < 0.1% PER		0		dBm
P <sub>SENS,IT,1M</sub>	Sensitivity, 1 Mbps nRF mode ideal transmitter <sup>15</sup>		-93		dBm
P <sub>SENS,IT,2M</sub>	Sensitivity, 2 Mbps nRF mode ideal transmitter <sup>16</sup>		-89		dBm
P <sub>SENS,IT,SP,1M,BLE</sub>	Sensitivity, 1 Mbps BLE ideal transmitter, packet length ≤ 37		-96		dBm
	bytes BER=1E-3 <sup>17</sup>				
P <sub>SENS,IT,LP,1M,BLE</sub>	Sensitivity, 1 Mbps BLE ideal transmitter, packet length ≥ 128		-94		dBm
	bytes BER=1E-4 <sup>18</sup>				
P <sub>SENS,IT,SP,2M,BLE</sub>	Sensitivity, 2 Mbps BLE ideal transmitter, packet length ≤ 37		-92		dBm
	bytes				
P <sub>SENS,IT,BLE LE125k</sub>	Sensitivity, 125 kbps BLE mode		-103		dBm
P <sub>SENS,IT,BLE LESOOk</sub>	Sensitivity, 500 kbps BLE mode		-98		dBm
P <sub>SENS,IEEE 802.15.4</sub>	Sensitivity in IEEE 802.15.4 mode		-100		dBm




Figure 114: Sensitivity, 1 Mbps Bluetooth low energy mode, Regulator = LDO (typical values)

## 6.18.16.6 RX selectivity

RX selectivity with equal modulation on interfering signal <sup>19</sup>



Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1...7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1..7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

As defined in the Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume)

<sup>18</sup> Equivalent BER limit < 10E-04

Desired signal level at PIN = -67 dBm. One interferer is used, having equal modulation as the desired signal. The input power of the interferer where the sensitivity equals BER = 0.1% is presented

Symbol	Description	Min.	Тур.	Max.	Units
C/I <sub>1M,co-channel</sub>	1Mbps mode, Co-Channel interference		10		dB
C/I <sub>1M,-1MHz</sub>	1 Mbps mode, Adjacent (-1 MHz) interference		-5		dB
C/I <sub>1M,+1MHz</sub>	1 Mbps mode, Adjacent (+1 MHz) interference		-14		dB
C/I <sub>1M,-2MHz</sub>	1 Mbps mode, Adjacent (-2 MHz) interference		-19		dB
C/I <sub>1M,+2MHz</sub>	1 Mbps mode, Adjacent (+2 MHz) interference		-42		dB
C/I <sub>1M,-3MHz</sub>	1 Mbps mode, Adjacent (-3 MHz) interference		-37		dB
C/I <sub>1M,+3MHz</sub>	1 Mbps mode, Adjacent (+3 MHz) interference		-47		dB
C/I <sub>1M,±6MHz</sub>	1 Mbps mode, Adjacent (≥6 MHz) interference		-52		dB
C/I <sub>1MBLE,co-channel</sub>	1 Mbps BLE mode, Co-Channel interference		6		dB
C/I <sub>1MBLE,-1MHz</sub>	1 Mbps BLE mode, Adjacent (-1 MHz) interference		-2		dB
C/I <sub>1MBLE,+1MHz</sub>	1 Mbps BLE mode, Adjacent (+1 MHz) interference		-10		dB
C/I <sub>1MBLE,-2MHz</sub>	1 Mbps BLE mode, Adjacent (-2 MHz) interference		-23		dB
C/I <sub>1MBLE,+2MHz</sub>	1 Mbps BLE mode, Adjacent (+2 MHz) interference		-45		dB
C/I <sub>1MBLE,&gt;3MHz</sub>	1 Mbps BLE mode, Adjacent (≥3 MHz) interference		-54		dB
C/I <sub>1MBLE,image</sub>	Image frequency interference		-24		dB
C/I <sub>1MBLE,image,1MHz</sub>	Adjacent (1 MHz) interference to in-band image frequency		-37		dB
C/I <sub>2M,co-channel</sub>	2 Mbps mode, Co-Channel interference		10		dB
C/I <sub>2M,-2MHz</sub>	2 Mbps mode, Adjacent (-2 MHz) interference		-4		dB
C/I <sub>2M,+2MHz</sub>	2 Mbps mode, Adjacent (+2 MHz) interference		-16		dB
C/I <sub>2M,-4MHz</sub>	2 Mbps mode, Adjacent (-4 MHz) interference		-19		dB
C/I <sub>2M,+4MHz</sub>	2 Mbps mode, Adjacent (+4 MHz) interference		-46		dB
C/I <sub>2M,-6MHz</sub>	2 Mbps mode, Adjacent (-6 MHz) interference		-41		dB
C/I <sub>2M,+6MHz</sub>	2 Mbps mode, Adjacent (+6 MHz) interference		-48		dB
C/I <sub>2M,≥12MHz</sub>	2 Mbps mode, Adjacent (≥12 MHz) interference		-52		dB
C/I <sub>2MBLE,co-channel</sub>	2 Mbps BLE mode, Co-Channel interference		7		dB
C/I <sub>2MBLE,-2MHz</sub>	2 Mbps BLE mode, Adjacent (-2 MHz) interference		-2		dB
C/I <sub>2MBLE,+2MHz</sub>	2 Mbps BLE mode, Adjacent (+2 MHz) interference		-12		dB
C/I <sub>2MBLE,-4MHz</sub>	2 Mbps BLE mode, Adjacent (-4 MHz) interference		-22		dB
C/I <sub>2MBLE,+4MHz</sub>	2 Mbps BLE mode, Adjacent (+4 MHz) interference		-46		dB
C/I <sub>2MBLE,≥6MHz</sub>	2 Mbps BLE mode, Adjacent (≥6 MHz) interference		-52		dB
C/I <sub>2MBLE,image</sub>	Image frequency interference		-22		dB
C/I <sub>2MBLE,image, 2MHz</sub>	Adjacent (2 MHz) interference to in-band image frequency		-37		dB
C/I <sub>125k BLE LR,co-</sub>	125 kbps BLE LR mode, Co-Channel interference		3		dB
channel					
C/I <sub>125k BLE LR,-1MHz</sub>	125 kbps BLE LR mode, Adjacent (-1 MHz) interference		-9		dB
C/I <sub>125k BLE LR,+1MHz</sub>	125 kbps BLE LR mode, Adjacent (+1 MHz) interference		-16		dB
C/I <sub>125k BLE LR,-2MHz</sub>	125 kbps BLE LR mode, Adjacent (-2 MHz) interference		-27		dB
C/I <sub>125k BLE LR,+2MHz</sub>	125 kbps BLE LR mode, Adjacent (+2 MHz) interference		-54		dB
C/I <sub>125k BLE LR,&gt;3MHz</sub>	125 kbps BLE LR mode, Adjacent (≥3 MHz) interference		-60		dB
C/I <sub>125k BLE LR,image</sub>	Image frequency interference		-27		dB
C/I <sub>IEEE 802.15.4,-5MHz</sub>	IEEE 802.15.4 mode, Adjacent (-5 MHz) rejection		-33		dB
C/I <sub>IEEE 802.15.4,+5MHz</sub>	IEEE 802.15.4 mode, Adjacent (+5 MHz) rejection		-38		dB
C/I <sub>IEEE 802.15.4,±10MH</sub>	IEEE 802.15.4 mode, Alternate (±10 MHz) rejection		-49		dB

## 6.18.16.7 RX intermodulation

RX intermodulation<sup>20</sup>

339 NORDIC\*

Desired signal level at PIN = -64 dBm. Two interferers with equal input power are used. The interferer closest in frequency is not modulated, the other interferer is modulated equal with the desired signal. The input power of the interferers where the sensitivity equals BER = 0.1% is presented.

Symbol	Description	Min.	Тур.	Max.	Units
P <sub>IMD,5TH,1M</sub>	IMD performance, 1 Mbps, 5th offset channel, packet length		-34		dBm
	≤ 37 bytes				
P <sub>IMD,5TH,1M,BLE</sub>	IMD performance, BLE 1 Mbps, 5th offset channel, packet		-32		dBm
	length ≤ 37 bytes				
P <sub>IMD,5TH,2M</sub>	IMD performance, 2 Mbps, 5th offset channel, packet length		-33		dBm
	≤ 37 bytes				
P <sub>IMD,5TH,2M,BLE</sub>	IMD performance, BLE 2 Mbps, 5th offset channel, packet		-32		dBm
	length ≤ 37 bytes				

# 6.18.16.8 Radio timing

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>TXEN,BLE,1M</sub>	Time between TXEN task and READY event after channel	140		140	μs
	FREQUENCY configured (1 Mbps BLE and 150 µs TIFS)				
t <sub>TXEN,FAST,BLE,1M</sub>	Time between TXEN task and READY event after channel	40		40	μs
	FREQUENCY configured (1 Mbps BLE with fast ramp-up and				
	150 μs TIFS)				
t <sub>TXDIS,BLE,1M</sub>	When in TX, delay between DISABLE task and DISABLED	6		6	μs
	event for MODE = Nrf_1Mbit and MODE = Ble_1Mbit				
t <sub>RXEN,BLE,1M</sub>	Time between the RXEN task and READY event after channel	140		140	μs
	FREQUENCY configured (1 Mbps BLE)				
t <sub>rxen,fast,ble,1M</sub>	Time between the RXEN task and READY event after channel	40		40	μs
	FREQUENCY configured (1 Mbps BLE with fast ramp-up)				
t <sub>RXDIS,BLE,1M</sub>	When in RX, delay between DISABLE task and DISABLED	0		0	μs
	event for MODE = Nrf_1Mbit and MODE = Ble_1Mbit				
TXDIS,BLE,2M	When in TX, delay between DISABLE task and DISABLED	4		4	μs
	event for MODE = Nrf_2Mbit and MODE = Ble_2Mbit				
t <sub>RXDIS,BLE,2M</sub>	When in RX, delay between DISABLE task and DISABLED	0		0	μs
	event for MODE = Nrf_2Mbit and MODE = Ble_2Mbit				
TXEN,IEEE 802.15.4	Time between TXEN task and READY event after channel	130		130	μs
	FREQUENCY configured (IEEE 802.15.4)				
TXEN,FAST,IEEE 802.15.4	Time between TXEN task and READY event after channel	40		40	μs
	FREQUENCY configured (IEEE 802.15.4 with fast ramp-up)				
TXDIS,IEEE 802.15.4	When in TX, delay between DISABLE task and DISABLED	21		21	μs
	event (IEEE 802.15.4)				
t <sub>RXEN,IEEE</sub> 802.15.4	Time between the RXEN task and READY event after channel	130		130	μs
	FREQUENCY configured (IEEE 802.15.4)				
RXEN,FAST,IEEE 802.15.4	Time between the RXEN task and READY event after channel	40		40	μs
	FREQUENCY configured (IEEE 802.15.4 with fast ramp-up)				
RXDIS,IEEE 802.15.4	When in RX, delay between DISABLE task and DISABLED	0.5		0.5	μs
	event (IEEE 802.15.4)				
t <sub>RX-to-TX</sub> turnaround	Maximum TX-to-RX or RX-to-TX turnaround time in IEEE		40		μs
	802.15.4 mode				



## 6.18.16.9 Received signal strength indicator (RSSI) specifications

Symbol	Description	Min.	Тур.	Max.	Units
RSSI <sub>ACC</sub>	RSSI accuracy <sup>21</sup>		±2		dB
RSSI <sub>RESOLUTION</sub>	RSSI resolution		1		dB
RSSI <sub>PERIOD</sub>	RSSI sampling time from RSSI_START task		0.25		μs
RSSI <sub>SETTLE</sub>	RSSI settling time after signal level change		15		μs

#### 6.18.16.10 Jitter

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>DISABLEDJITTER</sub>	Jitter on DISABLED event relative to END event when		0.25		μs
	shortcut between END and DISABLE is enabled				
t <sub>READYJITTER</sub>	Jitter on READY event relative to TXEN and RXEN task		0.25		μs

## 6.18.16.11 IEEE 802.15.4 energy detection constants

Symbol	Description	Min.	Тур.	Max.	Units
ED_RSSISCALE	Scaling value when converting between hardware-reported		5		
	value and dBm				
ED_RSSIOFFS	Offset value when converting between hardware-reported		-93		
	value and dBm				

# 6.19 RNG — Random number generator

The Random number generator (RNG) generates true non-deterministic random numbers based on internal thermal noise that are suitable for cryptographic purposes. The RNG does not require a seed value.




Figure 115: Random number generator

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

#### 6.19.1 Bias correction

A bias correction algorithm is employed on the internal bit stream to remove any bias toward '1' or '0'. The bits are then queued into an eight-bit register for parallel readout from the VALUE register.

It is possible to enable bias correction in the CONFIG register. This will result in slower value generation, but will ensure a statistically uniform distribution of the random values.



<sup>&</sup>lt;sup>21</sup> Valid range -90 to -30 dBm

# 6.19.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next. This is especially true when bias correction is enabled.

# 6.19.3 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000D000	RNG	RNG	Random number generator	

Table 85: Instances


Offset	Description
0x000	Task starting the random number generator
0x004	Task stopping the random number generator
0x100	Event being generated for every new random number written to the VALUE register
0x200	Shortcuts between local events and tasks
0x304	Enable interrupt
0x308	Disable interrupt
0x504	Configuration register
0x508	Output random number
	0x000 0x004 0x100 0x200 0x304 0x308 0x504

Table 86: Register overview

## 6.19.3.1 TASKS\_START

Address offset: 0x000


Task starting the random number generator



#### 6.19.3.2 TASKS STOP

Address offset: 0x004

Task stopping the random number generator



#### 6.19.3.3 EVENTS VALRDY

Address offset: 0x100

Event being generated for every new random number written to the VALUE register



Bit number		31 30	29 2	8 27	26 2	5 24	1 23 2	22 2	1 20	19	18 1	.7 1	6 15	14	13 1	.2 1:	1 10	9	8	7	6 5	4	3	2	1 0
ID																									А
Reset 0x00000000		0 0	0 0	0	0 0	0	0	0 (	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 0
ID Acce Field Valu																									
A RW EVENTS_VALRDY							Eve	nt b	eing	ger	iera	ted	for	ever	y ne	ew r	ando	om	nun	nbe	r				
							writ	ten	to t	he \	/ALL	JE re	egist	er											
Not	Generated	0					Eve	nt n	ot g	ene	rate	d													
Ger	nerated	1					Eve	nt g	gene	rate	d														

## 6.19.3.4 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW VALRDY_STOP			Shortcut between event VALRDY and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

## 6.19.3.5 INTENSET

Address offset: 0x304

Enable interrupt

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW VALRDY		Write '1' to enable interrupt for event VALRDY
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

## 6.19.3.6 INTENCLR

Address offset: 0x308

Disable interrupt


Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW VALRDY			Write '1' to disable interrupt for event VALRDY
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled





#### 6.19.3.7 CONFIG


Address offset: 0x504 Configuration register



#### 6.19.3.8 VALUE

Address offset: 0x508

Output random number



# 6.19.4 Electrical specification

## 6.19.4.1 RNG Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>RNG,START</sub>	Time from setting the START task to generation begins.		128		μs
	This is a one-time delay on START signal and does not apply				
	between samples.				
t <sub>RNG,RAW</sub>	Run time per byte without bias correction. Uniform		30		μs
	distribution of 0 and 1 is not guaranteed.				
t <sub>RNG,BC</sub>	Run time per byte with bias correction. Uniform distribution		120		μs
	of 0 and 1 is guaranteed. Time to generate a byte cannot be				
	guaranteed.				

# 6.20 RTC — Real-time counter

The Real-time counter (RTC) module provides a generic, low power timer on the low-frequency clock source (LFCLK).






Figure 116: RTC block schematic

The RTC module features a 24-bit COUNTER, a 12-bit (1/X) prescaler, capture/compare registers, and a tick event generator for low power, tickless RTOS implementation.

#### 6.20.1 Clock source

The RTC will run off the LFCLK.

The COUNTER resolution will therefore be 30.517  $\mu$ s. Depending on the source, the RTC is able to run while the HFCLK is OFF and PCLK16M is not available.

The software has to explicitely start LFCLK before using the RTC.

See CLOCK — Clock control on page 79 for more information about clock sources.

#### 6.20.2 Resolution versus overflow and the PRESCALER

Counter increment frequency:

```
f<sub>RTC</sub> [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register is read/write when the RTC is stopped. The PRESCALER register is read-only once the RTC is STARTed. Writing to the PRESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR and TRIGOVRFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

#### Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

```
PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327
```

 $f_{RTC} = 99.9 \text{ Hz}$ 

10009.576 µs counter period

2. Desired COUNTER frequency 8 Hz (125 ms counter period)

PRESCALER = round(32.768 kHz / 8 Hz) 
$$- 1 = 4095$$

$$f_{RTC} = 8 Hz$$



#### 125 ms counter period

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
28-1	7812.5 μs	131072 seconds
2 <sup>12</sup> -1	125 ms	582.542 hours

Table 87: RTC resolution versus overflow

## 6.20.3 COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. <<PRESC>> is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event is disabled by default.




Figure 117: Timing diagram - COUNTER\_PRESCALER\_0




Figure 118: Timing diagram - COUNTER\_PRESCALER\_1

## 6.20.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition.

OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0.

**Important:** The OVRFLW event is disabled by default.

#### 6.20.5 TICK event

The TICK event enables low power "tick-less" RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the  $ARM^{\$}$  SysTick feature.

Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.



**Important:** The TICK event is disabled by default.

#### 6.20.6 Event control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK being requested when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may increase power consumption if HFCLK otherwise could be powered down for long durations.

This means that the RTC implements a slightly different task and event system compared to the standard system described in Peripheral interface on page 95. The RTC task and event system is illustrated in Tasks, events and interrupts in the RTC on page 347.




Figure 119: Tasks, events and interrupts in the RTC

# 6.20.7 Compare feature

There are a number of Compare registers.

For more information, see Registers on page 352.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.






Figure 120: Timing diagram - COMPARE\_CLEAR

• If a CC register is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.




Figure 121: Timing diagram - COMPARE START

• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 122: Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.






Figure 123: Timing diagram - COMPARE\_N+2

• If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 124: Timing diagram - COMPARE N+1

• If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value greater than N+2 when the new value is written, there will be no event due to the old value.




Figure 125: Timing diagram - COMPARE\_N-1

# 6.20.8 TASK and EVENT jitter/delay

Jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster PCLK16M.

Registers in the peripheral interface, part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (PCLK16M and LFCLK).

NORDIC\*

The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.




Table 88: RTC jitter magnitudes on tasks

Operation/Function	Jitter
START to COUNTER increment	+/- 15 μs
COMPARE to COMPARE <sup>22</sup>	+/- 62.5 ns

Table 89: RTC jitter magnitudes on events

1. CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585  $\mu$ s and 45.7755  $\mu$ s – rounded to 15  $\mu$ s and 46  $\mu$ s for the remainder of the section.




Figure 126: Timing diagram - DELAY\_CLEAR




Figure 127: Timing diagram - DELAY\_STOP

2. The START task will start the RTC. Assuming that the LFCLK was previously running and stable, the first increment of COUNTER (and instance of TICK event) will be typically after 30.5  $\mu$ s +/-15  $\mu$ s. In some cases, in particular if the RTC is STARTed before the LFCLK is running, that timing can be up to ~250  $\mu$ s. The software should therefore wait for the first TICK if it has to make sure the RTC is running.

Note: 32.768 kHz clock jitter is additional to the numbers provided above.

NORDIC

Assumes RTC runs continuously between these events.

Sending a TRIGOVRFLW task sets the COUNTER to a value close to overflow. However, since the update of COUNTER relies on a stable LFCLK, sending this task while LFCLK is not running will start LFCLK, but the update will then be delayed by the same amount of time of up to ~250 us. The figures show the smallest and largest delays to on the START task which appears as a +/-15  $\mu$ s jitter on the first COUNTER increment.




Figure 128: Timing diagram - JITTER START-




Figure 129: Timing diagram - JITTER START+

# 6.20.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled.

To ensure that the <<COUNTER>> is safely sampled (considering an LFCLK transition may occur during a read), the CPU and core memory bus are halted for three cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five PCLK16M clock cycles.




Figure 130: Timing diagram - COUNTER\_READ



# 6.20.10 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000B000	RTC	RTC0	Real-time counter 0	CC[02] implemented, CC[3] not
				implemented
0x40011000	RTC	RTC1	Real-time counter 1	CC[03] implemented
0x40024000	RTC	RTC2	Real-time counter 2	CC[03] implemented

Table 90: Instances

Register	Offset	Description
TASKS_START	0x000	Start RTC COUNTER
TASKS_STOP	0x004	Stop RTC COUNTER
TASKS_CLEAR	0x008	Clear RTC COUNTER
TASKS_TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFFF0
EVENTS_TICK	0x100	Event on COUNTER increment
EVENTS_OVRFLW	0x104	Event on COUNTER overflow
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVTEN	0x340	Enable or disable event routing
EVTENSET	0x344	Enable event routing
EVTENCLR	0x348	Disable event routing
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must be written when RTC is
		stopped
CC[0]	0x540	Compare register 0
CC[1]	0x544	Compare register 1
CC[2]	0x548	Compare register 2
CC[3]	0x54C	Compare register 3

Table 91: Register overview

# 6.20.10.1 TASKS\_START

Address offset: 0x000 Start RTC COUNTER

Bit r	number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_START			Start RTC COUNTER
		Trigger	1	Trigger task

# 6.20.10.2 TASKS\_STOP

Address offset: 0x004 Stop RTC COUNTER



Bit nur	mber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset	0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STOP			Stop RTC COUNTER
		Trigger	1	Trigger task

# 6.20.10.3 TASKS\_CLEAR

Address offset: 0x008 Clear RTC COUNTER

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_CLEAR			Clear RTC COUNTER
		Trigger	1	Trigger task

# 6.20.10.4 TASKS\_TRIGOVRFLW

Address offset: 0x00C

Set COUNTER to 0xFFFFF0

Bit n	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_TRIGOVRFLW			Set COUNTER to 0xFFFFF0
		Trigger	1	Trigger task

# 6.20.10.5 EVENTS\_TICK

Address offset: 0x100

**Event on COUNTER increment** 

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_TICK			Event on COUNTER increment
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.20.10.6 EVENTS\_OVRFLW

Address offset: 0x104

Event on COUNTER overflow



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_OVRFLW			Event on COUNTER overflow
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.20.10.7 EVENTS\_COMPARE[n] (n=0..3)

Address offset:  $0x140 + (n \times 0x4)$ Compare event on CC[n] match

Bit number	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field Value ID		scription
A RW EVENTS_COMPARE	Co	mpare event on CC[n] match
NotGenerated	0 Eve	ent not generated
Generated	1 Eve	ent generated

## 6.20.10.8 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW TICK			Write '1' to enable interrupt for event TICK
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW OVRFLW			Write '1' to enable interrupt for event OVRFLW
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C-F	RW COMPARE[i] (i=03)			Write '1' to enable interrupt for event COMPARE[i]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.20.10.9 INTENCLR

Address offset: 0x308 Disable interrupt





Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW TICK			Write '1' to disable interrupt for event TICK
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW OVRFLW			Write '1' to disable interrupt for event OVRFLW
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C-F	RW COMPARE[i] (i=03)			Write '1' to disable interrupt for event COMPARE[i]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.20.10.10 EVTEN

Address offset: 0x340

Enable or disable event routing

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW TICK			Enable or disable event routing for event TICK
		Disabled	0	Disable
		Enabled	1	Disable
В	RW OVRFLW			Enable or disable event routing for event OVRFLW
		Disabled	0	Disable
		Enabled	1	Disable
C-F	RW COMPARE[i] (i=03)			Enable or disable event routing for event COMPARE[i]
		Disabled	0	Disable
		Enabled	1	Disable

# 6.20.10.11 EVTENSET

Address offset: 0x344 Enable event routing

Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field V			Description
A RW TICK			Write '1' to enable event routing for event TICK
D	Disabled	0	Read: Disabled
E	Enabled	1	Read: Enabled
S	Set	1	Enable
B RW OVRFLW			Write '1' to enable event routing for event OVRFLW
D	Disabled	0	Read: Disabled
E	Enabled	1	Read: Enabled
S	Set	1	Enable



Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		F E D C B A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
C-F RW COMPARE[i] (i=03)		Write '1' to enable event routing for event COMPARE[i]
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
Set	1	Enable

## 6.20.10.12 EVTENCLR

Address offset: 0x348

Disable event routing

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		F E D C
Reset 0x00000000	0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
		Description
A RW TICK		Write '1' to disable event routing for event TICK
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
Clear	1	Disable
B RW OVRFLW		Write '1' to disable event routing for event OVRFLW
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
Clear	1	Disable
C-F RW COMPARE[i] (i=03)		Write '1' to disable event routing for event COMPARE[i]
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled
Clear	1	Disable

#### 6.20.10.13 COUNTER

Address offset: 0x504
Current COUNTER value

Α	R COUNTER		Counter value
ID			
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit r	number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

# 6.20.10.14 PRESCALER

Address offset: 0x508

12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is stopped


Α	RW PRESCALER		Prescaler value
ID			
Rese	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit r	umber	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1



## 6.20.10.15 CC[n] (n=0..3)

Address offset:  $0x540 + (n \times 0x4)$ 

Compare register n



# 6.20.11 Electrical specification

# 6.21 SAADC — Successive approximation analog-to-digital converter

The SAADC is a differential successive approximation register (SAR) analog-to-digital converter. It supports up to eight external analog input channels, depending on package variant.

The following lists the main features of the SAADC:

- · Multiple input channels
  - Each channel can use pins AINO through AIN7, the VDD pin, or the VDDH pin as input
  - · Eight channels for single-ended inputs and four channels for differential inputs
- Full scale input range
- Individual reference selection for each channel
  - VDD
  - Internal reference
- · Continuous sampling
- Output samples are automatically written to RAM using EasyDMA
- Samples are stored as 16-bit 2's complement values
- 8/10/12-bit resolution, 14-bit resolution with oversampling






Figure 131: Block diagram

An input channel is enabled and connected to an analog input pin using the registers CH[n].PSELP (n=0..7) on page 374 and CH[n].PSELN (n=0..7) on page 374.

Before any sampling can take place, the length and the location of the memory buffer in RAM where output values shall be written need to be configured, and the START task has to be triggered to apply the configuration. See EasyDMA on page 360 for details on memory configuration and how the results are placed in memory.

Sampling of all enabled channels is started by triggering the SAMPLE task, and the sample results are automatically written to memory using EasyDMA.

When multiple channels are enabled, they are sampled successively in a sequence starting with the lowest channel number. The time it takes to sample all enabled channels is given as follows:

```
Total time < Sum(CH[x].t_{ACQ}+t_{CONV}), x is the number of enabled channels
```

A DONE event is generated for every single completed conversion, and an END event is generated when multiple samples, as specified in RESULT.MAXCNT on page 377, have been written to memory.

# 6.21.1 Input configuration

Each SAADC channel can be configured to use either single-ended or differential input mode.

The configuration is done using the registers CH[n].CONFIG (n=0..7) on page 375. In single-ended mode, the negative channel input is shorted to ground internally and the setting in the corresponding register CH[n].PSELN (n=0..7) on page 374 will not apply. The assumption in single-ended mode is that the internal ground of the SAADC is the same as the external ground that the measured voltage is referred to. The SAADC is thus sensitive to ground bounce on the PCB in single-ended mode. If this is a concern, using differential measurement is recommended. In differential mode, both positive and negative input has to be configured in registersCH[n].PSELP (n=0..7) on page 374 and CH[n].PSELN (n=0..7) on page 374 respectively.

#### 6.21.1.1 Acquisition time

To sample input voltage, the SAADC connects a capacitor to the input.

This is illustrated in the following figure:






Figure 132: Simplified SAADC sample network

The acquisition time indicates how long the capacitor is connected, see TACQ field in CH[n].CONFIG register. The required acquisition time depends on the source resistance (R<sub>source</sub>). For high source resistance the acquisition time should be increased:

TACQ [µs]	Maximum source resistance [ $k\Omega$ ]
3	10
5	40
10	100
15	200
20	400
40	800

Table 92: Acquisition time

When using VDDHDIV5 as input, the acquisition time needs to be 10  $\mu s$  or higher.

#### 6.21.1.2 Internal resistor string (resistor ladder)

The SAADC has an internal resistor string for positive and negative input. The resistors are controlled in registers CH[n].CONFIG.RESP and CH[n].CONFIG.RESN.

The following figure illustrates the resistor ladder for positive (and negative) input:




Figure 133: Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP)



# 6.21.2 Reference voltage and gain settings

Each SAADC channel can have individual reference and gain settings.

This is configured in registers CH[n].CONFIG (n=0..7) on page 375. Available configuration options are:

- VDD/4 or internal 0.6 V reference
- Gain ranging from 1/6 to 4

The gain setting can be used to control the effective input range of the SAADC:

```
Input range = (\pm 0.6 \text{ V or } \pm \text{VDD/4})/\text{gain}
```

For example, selecting VDD as reference, single-ended input (grounded negative input), and a gain of 1/4 will result in the following input range:

```
Input range = (VDD/4)/(1/4) = VDD
```

With internal reference, single-ended input (grounded negative input) and a gain of 1/6, the input range will be:

```
Input range = (0.6 \text{ V})/(1/6) = 3.6 \text{ V}
```

Inputs AINO through AIN7 cannot exceed VDD or be lower than VSS.

## 6.21.3 Digital output

The digital output value from the SAADC is calculated using a formula.

```
RESULT = (V(P) - V(N)) * (GAIN/REFERENCE) * 2 (RESOLUTION - m)
```

where

V(P)

is the voltage at input P

V(N)

is the voltage at input N

**GAIN** 

is the selected gain

**REFERENCE** 

is the selected reference voltage

**RESOLUTION** 

is output resolution in bits, as configured in register RESOLUTION on page 376

m

is 0 for single-ended channels

is 1 for differential channels

Results are sign extended to 16 bits and stored as little-endian byte order in RAM.

## 6.21.4 EasyDMA

The SAADC resources are started by triggering the START task. The SAADC is using EasyDMA to store results in a result buffer in RAM.

NORDIC\*

Registers RESULT.PTR on page 377 and RESULT.MAXCNT on page 377 must be configured before SAADC is started.

The result buffer is located at the address specified in register RESULT.PTR on page 377. This register is double-buffered, and it can be updated and prepared for the next START task immediately after the STARTED event is generated. The size of the result buffer is specified in register RESULT.MAXCNT on page 377, and the SAADC will generate an END event when it has filled up the result buffer, as illustrated in the following figure:




Figure 134: SAADC

The following figure shows how results are placed in RAM when multiple channels are enabled, and value in RESULT.MAXCNT on page 377 is an even number:

	31 16	15 0
RESULT.PTR	CH[2] 1 <sup>st</sup> result	CH[1] 1 <sup>st</sup> result
RESULT.PTR + 4	CH[1] 2 <sup>nd</sup> result	CH[5] 1 <sup>st</sup> result
RESULT.PTR + 8	CH[5] 2 <sup>nd</sup> result	CH[2] 2 <sup>nd</sup> result
	(.	)
RESULT.PTR + 2*RESULT.MAXCNT – 4	CH[5] last result	CH[2] last result

Figure 135: Example of RAM placement: RESULT.MAXCNT even number, channels 1, 2 and 5 enabled

The following figure shows how results are placed in RAM when multiple channels are enabled and value in RESULT.MAXCNT on page 377 is an odd number:




Figure 136: Example of RAM placement: RESULT.MAXCNT odd number, channels 1, 2 and 5 enabled

The last 32-bit word is populated only with one 16-bit result. In both examples, channels 1, 2 and 5 are enabled, and all others are disabled.

See Memory on page 18 for more information about the different memory regions.

NORDIC\*

EasyDMA is finished with accessing RAM when events END or STOPPED are generated. The register RESULT.AMOUNT on page 378 can then be read, to see how many results have been transferred to the result buffer in RAM since the START task was triggered.

## 6.21.5 Continuous sampling

When using continuous sampling, new samples are automatically taken at a fixed sample rate.

Continuous sampling of both single and multiple channels can be implemented using a general purpose timer connecting a timer event to SAADC's SAMPLE task via PPI.

Alternatively, continuous sampling can be implemented by using the internal timer in the SAADC by setting the MODE field in register SAMPLERATE on page 377 to Timers. The sample rate (frequency at which the SAMPLE task is triggered) is configured in the same register. The internal timer and the continuous sampling are started by triggering the START task and stopped using the STOP task.

Note: Note that the internal timer can only be used when a single input channel is enabled.

For continuous sampling, ensure that the sample rate fullfills the following criteria:

$$f_{SAMPLE} < 1/[t_{ACQ} + t_{conv}]$$

## 6.21.6 Oversampling

An accumulator in the SAADC can be used to find the average of several analog input samples. In general, oversampling improves the signal-to-noise ratio (SNR). Oversampling does not improve the integral non-linearity (INL) or differential non-linearity (DNL).

The accumulator is controlled in the OVERSAMPLE register. When using oversampling, 2<sup>OVERSAMPLE</sup> input samples are averaged before the sample result is transferred to memory. Hence, the SAMPLE task must be triggered 2<sup>OVERSAMPLE</sup> times for each output value. The following events are relevant:

- DONE event is generated for every input sample taken
- RESULTDONE event is generated for every averaged value ready to be transferred into RAM
- END event is generated when averaged values defined in RESULT.MAXCNT on page 377 have been written to memory. END event is generated every 2<sup>OVERSAMPLE</sup> time the DONE event is generated.

If value in OVERSAMPLE is set to 0, the DONE and RESULTDONE events will be generated at the same rate.

**Note:** Oversampling should only be used when a single input channel is enabled, as averaging is performed over all enabled channels.

## 6.21.7 Event monitoring using limits

A channel can be event monitored by using limits.

Limits are configured in CH[n].LIMIT register, with high limit and low limit.

Note: High limit shall always be higher than or equal to low limit.

Appropriate events are generated whenever the conversion results (sampled input signals) are outside of the two defined limits. It is not possible to generate an event when the input signal is inside a defined range by swapping high and low limits. An example of event montitoring using limits is illustrated in the following figure:






Figure 137: Example: Event monitoring on channel n using limits

The comparison to limits always takes place, it does not need to be specifically enabled. If comparison is not required on a channel, the software ignores the related events. In that situation, the value of the limits defined in register is irrelevant, i.e. it does not matter if the low limit is lower than the high limit or not.

### 6.21.8 Calibration

The SAADC has a temperature dependent offset.

Therefore, it is recommended to calibrate the SAADC at least once before use, and to re-run calibration every time the ambient temperature has changed by more than 10 °C.

Offset calibration is started by triggering the CALIBRATEOFFSET task, and the CALIBRATEDONE event is generated when calibration is done.

# 6.21.9 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40007000	SAADC	SAADC	Analog to digital converter		

Table 93: Instances

Offset	Description
0x000	Starts the SAADC and prepares the result buffer in RAM
0x004	Takes one SAADC sample
0x008	Stops the SAADC and terminates all on-going conversions
0x00C	Starts offset auto-calibration
0x100	The SAADC has started
0x104	The SAADC has filled up the result buffer
0x108	A conversion task has been completed. Depending on the configuration, multiple conversions
	might be needed for a result to be transferred to RAM.
0x10C	Result ready for transfer to RAM
	0x000 0x004 0x008 0x00C 0x100 0x104 0x108





Register	Offset	Description
EVENTS_CALIBRATEDONE	0x110	Calibration is complete
EVENTS_STOPPED	0x114	The SAADC has stopped
EVENTS_CH[0].LIMITH	0x118	Last result is equal or above CH[0].LIMIT.HIGH
EVENTS_CH[0].LIMITL	0x11C	Last result is equal or below CH[0].LIMIT.LOW
EVENTS_CH[1].LIMITH	0x120	Last result is equal or above CH[1].LIMIT.HIGH
EVENTS_CH[1].LIMITL	0x124	Last result is equal or below CH[1].LIMIT.LOW
EVENTS_CH[2].LIMITH	0x128	Last result is equal or above CH[2].LIMIT.HIGH
EVENTS_CH[2].LIMITL	0x12C	Last result is equal or below CH[2].LIMIT.LOW
EVENTS_CH[3].LIMITH	0x130	Last result is equal or above CH[3].LIMIT.HIGH
EVENTS_CH[3].LIMITL	0x134	Last result is equal or below CH[3].LIMIT.LOW
EVENTS_CH[4].LIMITH	0x138	Last result is equal or above CH[4].LIMIT.HIGH
EVENTS_CH[4].LIMITL	0x13C	Last result is equal or below CH[4].LIMIT.LOW
EVENTS_CH[5].LIMITH	0x140	Last result is equal or above CH[5].LIMIT.HIGH
EVENTS_CH[5].LIMITL	0x144	Last result is equal or below CH[5].LIMIT.LOW
EVENTS_CH[6].LIMITH	0x148	Last result is equal or above CH[6].LIMIT.HIGH
EVENTS_CH[6].LIMITL	0x14C	Last result is equal or below CH[6].LIMIT.LOW
EVENTS_CH[7].LIMITH	0x150	Last result is equal or above CH[7].LIMIT.HIGH
EVENTS CH[7].LIMITL	0x154	Last result is equal or below CH[7].LIMIT.LOW
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Status
ENABLE	0x500	Enable or disable SAADC
CH[0].PSELP	0x510	Input positive pin selection for CH[0]
CH[0].PSELN	0x510	Input negative pin selection for CH[0]
CH[0].CONFIG	0x518	Input configuration for CH[0]
CH[0].LIMIT	0x51C	High/low limits for event monitoring of a channel
CH[1].PSELP	0x520	Input positive pin selection for CH[1]
CH[1].PSELN	0x524	Input negative pin selection for CH[1]
CH[1].CONFIG	0x528	Input configuration for CH[1]
CH[1].LIMIT	0x52C	High/low limits for event monitoring of a channel
CH[2].PSELP	0x520	Input positive pin selection for CH[2]
CH[2].PSELN	0x534	Input negative pin selection for CH[2]
CH[2].CONFIG	0x538	Input configuration for CH[2]
CH[2].LIMIT	0x53C	High/low limits for event monitoring of a channel
CH[3].PSELP	0x540	Input positive pin selection for CH[3]
CH[3].PSELN	0x544	Input negative pin selection for CH[3]
CH[3].CONFIG	0x544	Input configuration for CH[3]
CH[3].LIMIT	0x54C	High/low limits for event monitoring of a channel
CH[4].PSELP	0x550	Input positive pin selection for CH[4]
CH[4].PSELN	0x554	Input negative pin selection for CH[4]
CH[4].CONFIG	0x554	Input configuration for CH[4]
CH[4].LIMIT	0x55C	High/low limits for event monitoring of a channel
CH[5].PSELP	0x560	Input positive pin selection for CH[5]
CH[5].PSELN	0x564	Input negative pin selection for CH[5]
CH[5].CONFIG	0x564 0x568	Input configuration for CH[5]
CH[5].LIMIT	0x56C	High/low limits for event monitoring of a channel
CH[6].PSELP	0x50C 0x570	Input positive pin selection for CH[6]
CH[6].PSELN	0x570 0x574	Input negative pin selection for CH[6]
CH[6].CONFIG	0x574 0x578	Input configuration for CH[6]
CH[6].LIMIT	0x576 0x57C	High/low limits for event monitoring of a channel
CH[7].PSELP	0x580	Input positive pin selection for CH[7]
CH[7].PSELN	0x584	Input negative pin selection for CH[7]



Register	Offset	Description
CH[7].CONFIG	0x588	Input configuration for CH[7]
CH[7].LIMIT	0x58C	High/low limits for event monitoring of a channel
RESOLUTION	0x5F0	Resolution configuration
OVERSAMPLE	0x5F4	Oversampling configuration. The RESOLUTION is applied before averaging, thus for high
		OVERSAMPLE a higher RESOLUTION should be used.
SAMPLERATE	0x5F8	Controls normal or continuous sample rate
RESULT.PTR	0x62C	Data pointer
RESULT.MAXCNT	0x630	Maximum number of 16-bit samples to be written to output RAM buffer
RESULT.AMOUNT	0x634	Number of 16-bit samples written to output RAM buffer since the previous START task

Table 94: Register overview

## 6.21.9.1 TASKS\_START

Address offset: 0x000

Starts the SAADC and prepares the result buffer in RAM

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_START			Starts the SAADC and prepares the result buffer in RAM
		Trigger	1	Trigger task

## 6.21.9.2 TASKS\_SAMPLE

Address offset: 0x004

Takes one SAADC sample

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID				Description
Α	W TASKS_SAMPLE			Takes one SAADC sample
		Trigger	1	Trigger task

## 6.21.9.3 TASKS\_STOP

Address offset: 0x008

Stops the SAADC and terminates all on-going conversions


Bit r	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STOP			Stops the SAADC and terminates all on-going conversions
		Trigger	1	Trigger task

## 6.21.9.4 TASKS\_CALIBRATEOFFSET

Address offset: 0x00C




#### Starts offset auto-calibration



### 6.21.9.5 EVENTS\_STARTED


Address offset: 0x100
The SAADC has started



### 6.21.9.6 EVENTS\_END

Address offset: 0x104


The SAADC has filled up the result buffer



#### **6.21.9.7 EVENTS DONE**

Address offset: 0x108

A conversion task has been completed. Depending on the configuration, multiple conversions might be needed for a result to be transferred to RAM.








### 6.21.9.8 EVENTS\_RESULTDONE


Address offset: 0x10C

Result ready for transfer to RAM




#### 6.21.9.9 EVENTS CALIBRATEDONE

Address offset: 0x110
Calibration is complete



#### 6.21.9.10 EVENTS STOPPED

Address offset: 0x114
The SAADC has stopped



### 6.21.9.11 EVENTS\_CH[n].LIMITH (n=0..7)

Address offset: 0x118 + (n × 0x8)

Last result is equal or above CH[n].LIMIT.HIGH



Bit number	31 30 29 28	8 27 26 25 24 23 22 21 20	19 18 17 16 15 1	4 13 12 11 10 9	8 7	65	4 3 2	1 0
ID								Α
Reset 0x00000000	0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0	00000	0 0	0 0 (	0 0 0	0 0
ID Acce Field Value I	D Value							
A RW LIMITH		Last result i	s equal or above	CH[n].LIMIT.HIG	Н			
NotGe	nerated 0	Event not g	enerated					
Genera	nted 1	Event gener	rated					

# 6.21.9.12 EVENTS\_CH[n].LIMITL (n=0..7)

Address offset:  $0x11C + (n \times 0x8)$ 

Last result is equal or below CH[n].LIMIT.LOW

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW LIMITL			Last result is equal or below CH[n].LIMIT.LOW
	NotGenerated	0	Event not generated
	Generated	1	Event generated

### 6.21.9.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW STARTED			Enable or disable interrupt for event STARTED
		Disabled	0	Disable
		Enabled	1	Enable
В	RW END			Enable or disable interrupt for event END
		Disabled	0	Disable
		Enabled	1	Enable
С	RW DONE			Enable or disable interrupt for event DONE
		Disabled	0	Disable
		Enabled	1	Enable
D	RW RESULTDONE			Enable or disable interrupt for event RESULTDONE
		Disabled	0	Disable
		Enabled	1	Enable
Е	RW CALIBRATEDONE			Enable or disable interrupt for event CALIBRATEDONE
		Disabled	0	Disable
		Enabled	1	Enable
F	RW STOPPED			Enable or disable interrupt for event STOPPED
		Disabled	0	Disable
		Enabled	1	Enable
G	RW CHOLIMITH			Enable or disable interrupt for event CHOLIMITH
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW CHOLIMITL			Enable or disable interrupt for event CHOLIMITL
		Disabled	0	Disable





Bit r	number		31 30 29 28 27 20	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			31302320272	V U T S R Q P O N M L K J I H G F E D C B A
	et 0x00000000		0 0 0 0 0 0	000000000000000000000000000000000000000
ID	Acce Field		Value	Description
	Acce Field	Enabled	1	Enable
1	RW CH1LIMITH	Liidaled	-	Enable or disable interrupt for event CH1LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
J	RW CH1LIMITL	Liidaica	-	Enable or disable interrupt for event CH1LIMITL
•		Disabled	0	Disable
		Enabled	1	Enable
K	RW CH2LIMITH			Enable or disable interrupt for event CH2LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
L	RW CH2LIMITL			Enable or disable interrupt for event CH2LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
М	RW CH3LIMITH			Enable or disable interrupt for event CH3LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
N	RW CH3LIMITL			Enable or disable interrupt for event CH3LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
0	RW CH4LIMITH			Enable or disable interrupt for event CH4LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
Р	RW CH4LIMITL			Enable or disable interrupt for event CH4LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
Q	RW CH5LIMITH			Enable or disable interrupt for event CH5LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
R	RW CH5LIMITL			Enable or disable interrupt for event CH5LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
S	RW CH6LIMITH			Enable or disable interrupt for event CH6LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
Т	RW CH6LIMITL			Enable or disable interrupt for event CH6LIMITL
		Disabled	0	Disable
		Enabled	1	Enable
U	RW CH7LIMITH			Enable or disable interrupt for event CH7LIMITH
		Disabled	0	Disable
		Enabled	1	Enable
٧	RW CH7LIMITL			Enable or disable interrupt for event CH7LIMITL
		Disabled	0	Disable
		Enabled	1	Enable

## 6.21.9.14 INTENSET

Address offset: 0x304

Enable interrupt



Bit r	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW STARTED			Write '1' to enable interrupt for event STARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW DONE			Write '1' to enable interrupt for event DONE
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW RESULTDONE			Write '1' to enable interrupt for event RESULTDONE
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW CALIBRATEDONE			Write '1' to enable interrupt for event CALIBRATEDONE
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW CHOLIMITH			Write '1' to enable interrupt for event CHOLIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW CHOLIMITL			Write '1' to enable interrupt for event CHOLIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW CH1LIMITH			Write '1' to enable interrupt for event CH1LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW CH1LIMITL			Write '1' to enable interrupt for event CH1LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW CH2LIMITH			Write '1' to enable interrupt for event CH2LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW CH2LIMITL			Write '1' to enable interrupt for event CH2LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
М	RW CH3LIMITH			Write '1' to enable interrupt for event CH3LIMITH
		Set	1	Enable





Bit r	number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
N	RW CH3LIMITL			Write '1' to enable interrupt for event CH3LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
0	RW CH4LIMITH			Write '1' to enable interrupt for event CH4LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Р	RW CH4LIMITL			Write '1' to enable interrupt for event CH4LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Q	RW CH5LIMITH			Write '1' to enable interrupt for event CH5LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
R	RW CH5LIMITL			Write '1' to enable interrupt for event CH5LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW CH6LIMITH			Write '1' to enable interrupt for event CH6LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Т	RW CH6LIMITL			Write '1' to enable interrupt for event CH6LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
U	RW CH7LIMITH			Write '1' to enable interrupt for event CH7LIMITH
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
٧	RW CH7LIMITL			Write '1' to enable interrupt for event CH7LIMITL
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.21.9.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Valu		Description

A RW STARTED Write '1' to disable interrupt for event STARTED



Bit n	umber		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0	000000000000000000000000000000000000000
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW DONE			Write '1' to disable interrupt for event DONE
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW RESULTDONE			Write '1' to disable interrupt for event RESULTDONE
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW CALIBRATEDONE			Write '1' to disable interrupt for event CALIBRATEDONE
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW CHOLIMITH			Write '1' to disable interrupt for event CH0LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW CHOLIMITL			Write '1' to disable interrupt for event CHOLIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW CH1LIMITH			Write '1' to disable interrupt for event CH1LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW CH1LIMITL			Write '1' to disable interrupt for event CH1LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW CH2LIMITH			Write '1' to disable interrupt for event CH2LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW CH2LIMITL			Write '1' to disable interrupt for event CH2LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
M	RW CH3LIMITH			Write '1' to disable interrupt for event CH3LIMITH
		Clear	1	Disable
		Disabled	1	Disable





	mber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
D				V U T S R Q P O N M L K J I H G F E D C B .
Reset	0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Enabled	1	Read: Enabled
N	RW CH3LIMITL			Write '1' to disable interrupt for event CH3LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
0	RW CH4LIMITH			Write '1' to disable interrupt for event CH4LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
P	RW CH4LIMITL			Write '1' to disable interrupt for event CH4LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Q	RW CH5LIMITH			Write '1' to disable interrupt for event CH5LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
R	RW CH5LIMITL			Write '1' to disable interrupt for event CH5LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
S	RW CH6LIMITH			Write '1' to disable interrupt for event CH6LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Г	RW CH6LIMITL			Write '1' to disable interrupt for event CH6LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW CH7LIMITH			Write '1' to disable interrupt for event CH7LIMITH
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
V	RW CH7LIMITL			Write '1' to disable interrupt for event CH7LIMITL
		Clear	1	Disable
		Disabled	0	Read: Disabled

## 6.21.9.16 STATUS

Address offset: 0x400

Status



Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value		Description
A R STATUS		Status
Read	0	SAADC is ready. No on-going conversions.
Busy	1	SAADC is busy. Conversion in progress.

### 6.21.9.17 ENABLE

Address offset: 0x500 Enable or disable SAADC

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW ENABLE			Enable or disable SAADC
	Disabled	0	Disable SAADC
	Enabled	1	Enable SAADC
			When enabled, the SAADC will acquire access to
			analog input pins specified in registers CH[n].PSELP and
			CH[n].PSELN

## 6.21.9.18 CH[n].PSELP (n=0..7)

Address offset:  $0x510 + (n \times 0x10)$ Input positive pin selection for CH[n]

Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW PSELP			Analog positive input channel
		NC	0	Not connected
		AnalogInput0	1	AINO
		AnalogInput1	2	AIN1
		AnalogInput2	3	AIN2
		AnalogInput3	4	AIN3
		AnalogInput4	5	AIN4
		AnalogInput5	6	AIN5
		AnalogInput6	7	AIN6
		AnalogInput7	8	AIN7
		VDD	9	VDD
		VDDHDIV5	0x0D	VDDH/5

## 6.21.9.19 CH[n].PSELN (n=0..7)

Address offset:  $0x514 + (n \times 0x10)$ 

Input negative pin selection for CH[n]




Bit number		31 30 29 28 27 26 25 24	<sup>4</sup> 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АААА
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW PSELN			Analog negative input, enables differential channel
	NC	0	Not connected
	AnalogInput0	1	AIN0
	AnalogInput1	2	AIN1
	AnalogInput2	3	AIN2
	AnalogInput3	4	AIN3
	AnalogInput4	5	AIN4
	AnalogInput5	6	AIN5
	AnalogInput6	7	AIN6
	AnalogInput7	8	AIN7
	VDD	9	VDD
	VDDHDIV5	0x0D	VDDH/5

## 6.21.9.20 CH[n].CONFIG (n=0..7)

Address offset:  $0x518 + (n \times 0x10)$ 

Input configuration for CH[n]

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				G FEEE D C C C B B A
Rese	et 0x00020000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
A	RW RESP			Positive channel resistor control
		Bypass	0	Bypass resistor ladder
		Pulldown	1	Pull-down to GND
		Pullup	2	Pull-up to VDD
		VDD1_2	3	Set input at VDD/2
В	RW RESN			Negative channel resistor control
		Bypass	0	Bypass resistor ladder
		Pulldown	1	Pull-down to GND
		Pullup	2	Pull-up to VDD
		VDD1_2	3	Set input at VDD/2
С	RW GAIN			Gain control
		Gain1_6	0	1/6
		Gain1_5	1	1/5
		Gain1_4	2	1/4
		Gain1_3	3	1/3
		Gain1_2	4	1/2
		Gain1	5	1
		Gain2	6	2
		Gain4	7	4
D	RW REFSEL			Reference control
		Internal	0	Internal reference (0.6 V)
		VDD1_4	1	VDD/4 as reference
E	RW TACQ			Acquisition time, the time the SAADC uses to sample the
				input voltage
		3us	0	3 μs
		5us	1	5 μs
		10us	2	10 μs





Bit n	umber		31	30 29	9 28 :	27 26	5 25	24	23	22 2	1 20	0 19	18	17	16	15	14 1	.3 1	2 1:	1 10	9	8	7	6 5	4	3	2	1 0
ID								G			F		Ε	Ε	Ε			ı	D	С	С	С		Е	ВВ			A A
Rese	t 0x00020000		0	0 0	0	0 0	0	0	0	0 (	0 0	0	0	1	0	0	0	0 (	0 0	0	0	0	0	0 0	0	0	0	0 0
		15us	3						15	μs																		
		20us	4						20	μs																		
		40us	5						40	μs																		
F	RW MODE								Ena	able	diff	ere	ntia	l m	ode	9												
		SE	0						Sin	gle-e	end	ed,	PSE	LN	wil	l be	ign	ore	d, n	ega	tive	inp	ut	to				
									SAA	ADC	sho	rte	d to	G١	ID													
		Diff	1						Diff	fere	ntia	I																
G	RW BURST								Ena	able	bur	st n	nod	e														
		Disabled	0						Bur	rst m	node	e is	disa	ble	d (	nor	mal	ор	erat	ion)								
		Enabled	1						Bur	rst m	node	e is	ena	ble	d. S	SAA	DC 1	take	es 2	^OV	ERS	AM	IPLE	Ξ				
									nur	mbe	r of	san	nple	es a	s fa	st a	ıs it	car	n, an	d se	end	th	e a	vera	ge			
									to [	Data	RA	M.																

## 6.21.9.21 CH[n].LIMIT (n=0..7)


Address offset:  $0x51C + (n \times 0x10)$ 

High/low limits for event monitoring of a channel

Bit n	umber	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		B B B B B B B	3 B B B B B B B A A A A A A A A A A A A
Rese	t 0x7FFF8000	0 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW LOW	[-32768 to +32767]	Low level limit
В	RW HIGH	[-32768 to +32767]	High level limit

#### 6.21.9.22 RESOLUTION

Address offset: 0x5F0
Resolution configuration




#### **6.21.9.23 OVERSAMPLE**

Address offset: 0x5F4

Oversampling configuration. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.






#### **6.21.9.24 SAMPLERATE**

Address offset: 0x5F8


Controls normal or continuous sample rate



#### 6.21.9.25 RESULT.PTR

Address offset: 0x62C

Data pointer



Note: See Memory on page 18 for details about memories available to EasyDMA.

#### 6.21.9.26 RESULT.MAXCNT

Address offset: 0x630

Maximum number of 16-bit samples to be written to output RAM buffer



Bit nu	ımber	31 30 29 28 27 26 25	5 24 23	22 2	21 20	19 1	8 17	16 15	5 14	13	12 1	1 10	9	8	7	6	5 4	1 3	2	1 0
ID									Α	Α	A A	A	Α	Α	Α	Α	A A	A	Α	АА
Rese	0x00000000	0 0 0 0 0 0 0	0 0	0 (	0 0	0 (	0	0 0	0	0	0 (	0	0	0	0	0	0 (	0	0	0 0
ID																				
Α	RW MAXCNT		M	axim	um n	umb	er of	16-b	it sa	mp	les t	o be	wr	itte	n to	ο οι	ıtpu	t		

RAM buffer

#### **6.21.9.27 RESULT.AMOUNT**

Address offset: 0x634

Number of 16-bit samples written to output RAM buffer since the previous START task

Bit nu	mber	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Reset	0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	R AMOUNT		Number of 16-bit samples written to output RAM buffer
			since the previous START task. This register can be read
			after an END or STOPPED event.

# 6.21.10 Electrical specification

## 6.21.10.1 SAADC electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
DNL <sub>10</sub>	Differential non-linearity, 10-bit resolution	-0.95	<1		LSB10b
INL <sub>10</sub>	Integral non-linearity, 10-bit resolution		1		LSB1(
DNL <sub>12</sub>	Differential non-linearity, 12-bit resolution	-0.95	1.3		LSB12b
INL <sub>12</sub>	Integral non-linearity, 12-bit resolution		4.7		LSB12
V <sub>OS</sub>	Differential offset error (calibrated), 10-bit resolution <sup>23</sup>		±2		LSB10b
E <sub>VDDHDIV5</sub>	Error on VDDHDIV5 input		±1		%
$C_{EG}$	Gain error temperature coefficient		0.02		%/°C
f <sub>SAMPLE</sub>	Maximum sampling rate			200	kHz
t <sub>ACQ,10k</sub>	Acquisition time (configurable), source resistance <= 10 k $\Omega$		3		μs
t <sub>ACQ,40k</sub>	Acquisition time (configurable), source resistance <= 40 k $\Omega$		5		μs
t <sub>ACQ,100k</sub>	Acquisition time (configurable), source resistance <= 100 $k\Omega$		10		μs
t <sub>ACQ,200k</sub>	Acquisition time (configurable), source resistance <= 200 k $\Omega$		15		μs
t <sub>ACQ,400k</sub>	Acquisition time (configurable), source resistance <= 400 k $\Omega$		20		μs
t <sub>ACQ,800k</sub>	Acquisition time (configurable), source resistance <= $800 \text{ k}\Omega$		40		μs
t <sub>CONV</sub>	Conversion time		<2		μs
E <sub>G1/6</sub>	Error <sup>24</sup> for gain = 1/6	-3		3	%
E <sub>G1/4</sub>	$Error^{24}$ for gain = 1/4	-3		3	%
E <sub>G1/2</sub>	Error <sup>24</sup> for gain = 1/2	-3		4	%
E <sub>G1</sub>	Error <sup>24</sup> for gain = 1	-3		4	%
C <sub>SAMPLE</sub>	Sample and hold capacitance at maximum gain <sup>25</sup>		2.5		pF
R <sub>INPUT</sub>	Input resistance		>1		ΜΩ

Digital output code at zero volt differential input.

Does not include temperature drift



<sup>25</sup> Maximum gain corresponds to highest capacitance.

Symbol	Description	Min.	Тур.	Max.	Units
E <sub>NOB</sub>	Effective number of bits, differential mode, 12-bit		9		Bit
	resolution, 1/1 gain, 3 $\mu s$ acquisition time, crystal HFCLK,				
	200 ksps				
S <sub>NDR</sub>	Peak signal to noise and distortion ratio, differential mode,		56		dB
	12-bit resolution, 1/1 gain, 3 $\mu s$ acquisition time, crystal				
	HFCLK, 200 ksps				
S <sub>FDR</sub>	Spurious free dynamic range, differential mode, 12-bit		70		dBc
	resolution, 1/1 gain, 3 μs acquisition time, crystal HFCLK,				
	200 ksps				
R <sub>LADDER</sub>	Ladder resistance		160		kΩ

# 6.22 SPI — Serial peripheral interface master

The SPI master provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. This section is added for legacy support for now.




Figure 138: SPI master

RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

## 6.22.1 Functional description

The TXD and RXD registers are double-buffered to enable some degree of uninterrupted data flow in and out of the SPI master.

The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.



Mode	Clock polarity	Clock phase		
	CPOL	СРНА		
SPI_MODE0	0 (Leading)	0 (Active high)		
SPI_MODE1	0 (Leading)	1 (Active low)		
SPI_MODE2	1 (Trailing)	0 (Active high)		
SPI_MODE3	1 (Trailing)	1 (Active low)		

Table 95: SPI modes

#### 6.22.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins.

This mapping is according to the configuration specified in the PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated SPI master signal is not connected to any physical pin. The PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in GPIO configuration on page 380 prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSEL.SCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSEL.MOSI	Output	0
MISO	As specified in PSEL.MISO	Input	Not applicable

Table 96: GPIO configuration

#### 6.22.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.

Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in Instantiation on page 21 for details on peripherals and their IDs.

#### 6.22.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register.

Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in SPI master transaction on page 381. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the



same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.




Figure 139: SPI master transaction

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see SPI master transaction on page 382. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.






Figure 140: SPI master transaction

# 6.22.2 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	SPI	SPI0	SPI master 0		Deprecated
0x40004000	SPI	SPI1	SPI master 1		Deprecated
0x40023000	SPI	SPI2	SPI master 2		Deprecated

Table 97: Instances

Register	Offset	Description
EVENTS_READY	0x108	TXD byte sent and RXD byte received
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPI
PSEL.SCK	0x508	Pin select for SCK
PSEL.MOSI	0x50C	Pin select for MOSI signal
PSEL.MISO	0x510	Pin select for MISO signal
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	SPI frequency. Accuracy depends on the HFCLK source selected.
CONFIG	0x554	Configuration register

Table 98: Register overview

## 6.22.2.1 EVENTS\_READY

Address offset: 0x108

TXD byte sent and RXD byte received



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_READY			TXD byte sent and RXD byte received
		NotGenerated	0	Event not generated
		Generated	1	Event generated

### **6.22.2.2 INTENSET**

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW READY			Write '1' to enable interrupt for event READY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

### 6.22.2.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW READY		Write '1' to disable interrupt for event READY
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

### 6.22.2.4 ENABLE

Address offset: 0x500

**Enable SPI** 


Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		АААА
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW ENABLE		Enable or disable SPI
Disabled	0	Disable SPI
Enabled	1	Enable SPI

## 6.22.2.5 PSEL.SCK

Address offset: 0x508



#### Pin select for SCK



#### 6.22.2.6 PSEL.MOSI

Address offset: 0x50C

Pin select for MOSI signal

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		С	ВАААА
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.22.2.7 PSEL.MISO

Address offset: 0x510

Pin select for MISO signal


Bit n	umber		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	вааа
Rese	et OxFFFFFFF		1 1 1 1 1 :	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.22.2.8 RXD

Address offset: 0x518

**RXD** register






#### 6.22.2.9 TXD

Address offset: 0x51C

TXD register



#### **6.22.2.10 FREQUENCY**

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.

Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x04000000	0 0 0 0 0 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW FREQUENCY		SPI master data rate
K125	0x02000000	125 kbps
K250	0x04000000	250 kbps
K500	0x08000000	500 kbps
M1	0x10000000	1 Mbps
M2	0x20000000	2 Mbps
M4	0x40000000	4 Mbps
M8	0x80000000	8 Mbps

#### 6.22.2.11 CONFIG

Address offset: 0x554 Configuration register



Bit n	umber		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID			СВА
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
Α	RW ORDER			Bit order
		MsbFirst	0	Most significant bit shifted out first
		LsbFirst	1	Least significant bit shifted out first
B RW CPHA			Serial clock (SCK) phase	
		Leading	0	Sample on leading edge of clock, shift serial data on trailing
				edge
		Trailing	1	Sample on trailing edge of clock, shift serial data on leading
				edge
С	RW CPOL			Serial clock (SCK) polarity
		ActiveHigh	0	Active high
		ActiveLow	1	Active low

## 6.22.3 Electrical specification

## 6.22.3.1 SPI master interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>SPI</sub>	Bit rates for SPI <sup>26</sup>			8 <sup>27</sup>	Mbps
t <sub>SPI,START</sub>	Time from writing TXD register to transmission started		1		μs

## 6.22.3.2 Serial Peripheral Interface (SPI) Master timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>SPI,CSCK</sub>	SCK period	125			ns
t <sub>SPI,RSCK,LD</sub>	SCK rise time, standard drive <sup>a</sup>			t <sub>RF,25pF</sub>	
t <sub>SPI,RSCK,HD</sub>	SCK rise time, high drive <sup>a</sup>			t <sub>HRF,25pF</sub>	
t <sub>SPI,FSCK,LD</sub>	SCK fall time, standard drive <sup>a</sup>			t <sub>RF,25pF</sub>	
t <sub>SPI,FSCK,HD</sub>	SCK fall time, high drive <sup>a</sup>			t <sub>HRF,25pF</sub>	
t <sub>SPI,WHSCK</sub>	SCK high time <sup>a</sup>	(t <sub>CSCK</sub> /2)			
		$-t_{RSCK}$			
t <sub>SPI,WLSCK</sub>	SCK low time <sup>a</sup>	(t <sub>CSCK</sub> /2)			
		$-t_{FSCK}$			
t <sub>SPI,SUMI</sub>	MISO to CLK edge setup time	19			ns
t <sub>SPI,HMI</sub>	CLK edge to MISO hold time	18			ns
t <sub>SPI,VMO</sub>	CLK edge to MOSI valid			59	ns
t <sub>SPI,HMO</sub>	MOSI hold time after CLK edge	20			ns



High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

The actual maximum data rate depends on the slave's CLK to MISO and MOSI setup and hold timings.

<sup>&</sup>lt;sup>a</sup> At 25pF load, including GPIO capacitance, see GPIO spec.




Figure 141: SPI master timing diagram

# 6.23 SPIM — Serial peripheral interface master with EasyDMA

The SPI master can communicate with multiple SPI slaves using individual chip select signals for each slave.

Listed here are the main features for the SPIM

- EasyDMA direct transfer to/from RAM
- SPI mode 0-3
- Individual selection of I/O pins
- Optional D/CX output line for distinguishing between command and data bytes






Figure 142: SPIM — SPI master with EasyDMA

## 6.23.1 SPI master transaction sequence

An SPI master transaction is started by triggering the START task. When started, a number of bytes will be transmitted/received on MOSI/MISO.

The following figure illustrates an SPI master transaction:






Figure 143: SPI master transaction

The ENDTX is generated when all bytes in buffer TXD.PTR on page 400 are transmitted. The number of bytes in the transmit buffer is specified in register TXD.MAXCNT on page 400. The ENDRX event will be generated when buffer RXD.PTR on page 399 is full, that is when the number of bytes specified in register RXD.MAXCNT on page 399 have been received. The transaction stops automatically after all bytes have been transmitted/received. When the maximum number of bytes in receive buffer is larger than the number of bytes in the transmit buffer, the contents of register ORC on page 403 will be transmitted after the last byte in the transmit buffer has been transmitted.

The END event will be generated after both the ENDRX and ENDTX events have been generated.

The SPI master can be stopped in the middle of a transaction by triggering the STOP task. When triggering the STOP task the SPIM will complete the transmission/reception of the current byte before stopping. A STOPPED event is generated when the SPI master has stopped.

If the ENDTX event has not already been generated when the SPI master has come to a stop, the ENDTX event will be generated even if all bytes in the buffer TXD.PTR on page 400 have not been transmitted.

If the ENDRX event has not already been generated when the SPI master has come to a stop, the ENDRX event will be generated even if the buffer RXD.PTR on page 399 is not full.

A transaction can be suspended and resumed using the SUSPEND and RESUME tasks, receptively. When the SUSPEND task is triggered the SPI master will complete transmitting and receiving the current ongoing byte before it is suspended.

## 6.23.2 D/CX functionality

Some SPI slaves, for example display drivers, require an additional signal from the SPI master to distinguish between command and data bytes. For display drivers this line is often called D/CX.

The SPIM provides support for such a D/CX output line. The D/CX line is set low during transmission of command bytes and high during transmission of data bytes.

The D/CX pin number is selected using PSELDCX on page 402 and the number of command bytes preceding the data bytes is configured using DCXCNT on page 402.

It is not allowed to write to the DCXCNT on page 402 during an ongoing transmission.






Figure 144: D/CX example. SPIM.DCXCNT = 1.

## 6.23.3 Pin configuration

The SCK, CSN, DCX, MOSI, and MISO signals associated with the SPIM are mapped to physical pins according to the configuration specified in the PSEL.n registers.

The contents of registers PSEL.SCK on page 397, PSEL.CSN on page 398, PSELDCX on page 402, PSEL.MOSI on page 398 and PSEL.MISO on page 398 are only used when the SPIM is enabled and retained only as long as the device is in System ON mode. The PSEL.n registers can only be configured when the SPIM is disabled. Enabling/disabling is done using register ENABLE on page 397.

To ensure correct behavior, the pins used by the SPIM must be configured in the GPIO peripheral as described in GPIO configuration on page 390 before the SPIM is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value	Comments
SCK	As specified in PSEL.SCK	Output	Same as CONFIG.CPOL	
	on page 397			
CSN	As specified in PSEL.CSN	Output	Same as CONFIG.CPOL	
	on page 398			
DCX	As specified in PSELDCX	Output	1	
	on page 402			
MOSI	As specified in PSEL.MOSI	Output	0	
	on page 398			
MISO	As specified in PSEL.MISO	Input	Not applicable	
	on page 398			

Table 99: GPIO configuration

Some SPIM instances do not support automatic control of CSN, and for those the available GPIO pins need to be used to control CSN directly. See <u>Instances</u> on page 392 for information about what features are supported in the various SPIM instances.

The SPIM supports SPI modes 0 through 3. The clock polarity (CPOL) and the clock phase (CPHA) are configured in register CONFIG on page 401.

Mode Clock polarity		Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Leading)
SPI_MODE1	0 (Active High)	1 (Trailing)
SPI_MODE2	1 (Active Low)	0 (Leading)
SPI_MODE3	1 (Active Low)	1 (Trailing)

Table 100: SPI modes

## 6.23.4 EasyDMA

The SPIM implements EasyDMA for accessing RAM without CPU involvement.



The SPIM peripheral implements the following EasyDMA channels:

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 101: SPIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 43.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next transmission immediately after having received the STARTED event.

The SPI master will automatically stop transmitting after TXD.MAXCNT bytes have been transmitted and RXD.MAXCNT bytes have been received. If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register. If TXD.MAXCNT is larger than RXD.MAXCNT, the superfluous received bytes will be discarded.

The ENDRX/ENDTX event indicate that EasyDMA has finished accessing respectively the RX/TX buffer in RAM. The END event gets generated when both RX and TX are finished accessing the buffers in RAM.

In the case of bus congestion as described in AHB multilayer on page 45, the behaviour of the EasyDMA channel will depend on the SPIM instance. Refer to Instances on page 392 for information about what behaviour is supported in the various instances.

#### 6.23.5 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.



# 6.23.6 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	SPIM	SPIM0	SPI master 0	Not supported: > 8 Mbps data rate,
				CSNPOL register, DCX functionality,
				IFTIMING.x registers, hardware
				CSN control (PSEL.CSN), stalling
				mechanism during AHB bus contention.
				Recommended GPIOs for SCK signal for
				8 Mbps data rate, see Pin assignments
				section for your package.
0x40004000	SPIM	SPIM1	SPI master 1	Not supported: > 8 Mbps data rate,
				CSNPOL register, DCX functionality,
				IFTIMING.x registers, hardware
				CSN control (PSEL.CSN), stalling
				mechanism during AHB bus contention.
				Recommended GPIOs for SCK signal for
				8 Mbps data rate, see Pin assignments
				section for your package.
0x40023000	SPIM	SPIM2	SPI master 2	Not supported: > 8 Mbps data rate,
				CSNPOL register, DCX functionality,
				IFTIMING.x registers, hardware
				CSN control (PSEL.CSN), stalling
				mechanism during AHB bus contention.
				Recommended GPIOs for SCK signal for
				8 Mbps data rate, see Pin assignments
				section for your package.
0x4002F000	SPIM	SPIM3	SPI master 3	

Table 102: Instances

TASKS_START 0x010 Start SPI transaction  TASKS_STOP 0x014 Stop SPI transaction  TASKS_SUSPEND 0x01C Suspend SPI transaction  TASKS_RESUME 0x020 Resume SPI transaction  EVENTS_STOPPED 0x104 SPI transaction  EVENTS_ENDRX 0x110 End of RXD buffer reached  EVENTS_END 0x118 End of RXD buffer and TXD buffer reached  EVENTS_END 0x120 End of TXD buffer reached  EVENTS_STARTED 0x14C Transaction started  SHORTS 0x200 Shortcuts between local events and tasks  INTENSET 0x304 Enable interrupt  INTENCLR 0x308 Disable interrupt  STALLISTAT 0x400 Stall status for EasyDMA RAM accesses. The fields in this register is set to STALL by hardware
TASKS_SUSPEND  Ox01C  Suspend SPI transaction  TASKS_RESUME  Ox020  Resume SPI transaction  EVENTS_STOPPED  Ox104  SPI transaction has stopped  EVENTS_ENDRX  Ox110  End of RXD buffer reached  EVENTS_END  Ox118  End of RXD buffer and TXD buffer reached  EVENTS_END  EVENTS_ENDTX  Ox120  End of TXD buffer reached  EVENTS_STARTED  Ox14C  Transaction started  SHORTS  Ox200  Shortcuts between local events and tasks  INTENSET  Ox304  Enable interrupt  INTENCLR  Ox308  Disable interrupt
TASKS_RESUME 0x020 Resume SPI transaction  EVENTS_STOPPED 0x104 SPI transaction has stopped  EVENTS_ENDRX 0x110 End of RXD buffer reached  EVENTS_END 0x118 End of RXD buffer and TXD buffer reached  EVENTS_ENDTX 0x120 End of TXD buffer reached  EVENTS_STARTED 0x14C Transaction started  SHORTS 0x200 Shortcuts between local events and tasks  INTENSET 0x304 Enable interrupt  INTENCLR 0x308 Disable interrupt
EVENTS_STOPPED 0x104 SPI transaction has stopped  EVENTS_ENDRX 0x110 End of RXD buffer reached  EVENTS_END 0x118 End of RXD buffer and TXD buffer reached  EVENTS_ENDTX 0x120 End of TXD buffer reached  EVENTS_STARTED 0x14C Transaction started  SHORTS 0x200 Shortcuts between local events and tasks  INTENSET 0x304 Enable interrupt  INTENCLR 0x308 Disable interrupt
EVENTS_ENDRX  0x110  End of RXD buffer reached  EVENTS_END  0x118  End of RXD buffer and TXD buffer reached  EVENTS_ENDTX  0x120  End of TXD buffer reached  EVENTS_STARTED  0x14C  Transaction started  SHORTS  0x200  Shortcuts between local events and tasks  INTENSET  0x304  Enable interrupt  INTENCLR  0x308  Disable interrupt
EVENTS_END
EVENTS_ENDTX     0x120     End of TXD buffer reached       EVENTS_STARTED     0x14C     Transaction started       SHORTS     0x200     Shortcuts between local events and tasks       INTENSET     0x304     Enable interrupt       INTENCLR     0x308     Disable interrupt
EVENTS_STARTED 0x14C Transaction started  SHORTS 0x200 Shortcuts between local events and tasks  INTENSET 0x304 Enable interrupt  INTENCLR 0x308 Disable interrupt
SHORTS 0x200 Shortcuts between local events and tasks  INTENSET 0x304 Enable interrupt  INTENCLR 0x308 Disable interrupt
INTENSET 0x304 Enable interrupt  INTENCLR 0x308 Disable interrupt
INTENCLR 0x308 Disable interrupt
·
STALLSTAT 0x400 Stall status for EasyDMA RAM accesses. The fields in this register is set to STALL by hardware
whenever a stall occurres and can be cleared (set to NOSTALL) by the CPU.
ENABLE 0x500 Enable SPIM
PSEL.SCK 0x508 Pin select for SCK
PSEL.MOSI 0x50C Pin select for MOSI signal
PSEL.MISO 0x510 Pin select for MISO signal
PSEL.CSN 0x514 Pin select for CSN
FREQUENCY 0x524 SPI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR 0x534 Data pointer




Offset	Description
0x538	Maximum number of bytes in receive buffer
0x53C	Number of bytes transferred in the last transaction
0x540	EasyDMA list type
0x544	Data pointer
0x548	Number of bytes in transmit buffer
0x54C	Number of bytes transferred in the last transaction
0x550	EasyDMA list type
0x554	Configuration register
0x560	Sample delay for input serial data on MISO
0x564	Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must
	stay high between transactions
0x568	Polarity of CSN output
0x56C	Pin select for DCX signal
0x570	DCX configuration
0x5C0	Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when
	RXD.MAXCNT is greater than TXD.MAXCNT
	0x53C 0x540 0x544 0x548 0x54C 0x550 0x554 0x560 0x564 0x568 0x56C 0x570

Table 103: Register overview


## 6.23.6.1 TASKS\_START

Address offset: 0x010 Start SPI transaction



## 6.23.6.2 TASKS\_STOP

Address offset: 0x014 Stop SPI transaction



## 6.23.6.3 TASKS\_SUSPEND

Address offset: 0x01C Suspend SPI transaction



Bit n	uml	bei			313	0 29	28	27	26	25	24	23	22 :	21	20 1	9 1	.8 1	7 16	5 15	5 14	13	12	11	10	9	8	7 (	6 S	5 4	3	2	1	0
ID																																	Α
Rese	t O	ĸOC	000000		0 (	0	0	0	0	0	0	0	0	0	0 (	0 (	0 0	0	0	0	0	0	0	0	0	0	) (	) (	0	0	0	0	0
ID																																	
Α	W	/	TASKS_SUSPEND									Sus	spei	nd :	SPI t	rar	nsac	tio	ı														
				Trigger	1							Trig	ggei	r ta	sk																		

## 6.23.6.4 TASKS\_RESUME

Address offset: 0x020 Resume SPI transaction

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_RESUME			Resume SPI transaction
		Trigger	1	Trigger task

## 6.23.6.5 EVENTS\_STOPPED

Address offset: 0x104

SPI transaction has stopped

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_STOPPED			SPI transaction has stopped
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.23.6.6 EVENTS\_ENDRX

Address offset: 0x110

End of RXD buffer reached

Bit nu	mber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Reset	0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_ENDRX			End of RXD buffer reached
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.23.6.7 EVENTS\_END

Address offset: 0x118

End of RXD buffer and TXD buffer reached



Bit number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_END			End of RXD buffer and TXD buffer reached
	NotGenerated	0	Event not generated
	Generated	1	Event generated

## 6.23.6.8 EVENTS\_ENDTX

Address offset: 0x120 End of TXD buffer reached

Bit r	number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_ENDTX			End of TXD buffer reached
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.23.6.9 EVENTS\_STARTED

Address offset: 0x14C
Transaction started

Bit n	umber		313	0 29	9 28	3 27	26 2	25 2	24 2	3 2	2 2	1 20	19	18	17 1	6 1	5 14	13	12	11 1	.0 9	8	7	6	5	4	3 2	2 1	. 0
ID																													Α
Rese	t 0x00000000		0 (	0 0	0	0	0	0	0 (	0 0	0 (	0	0	0	0	0 (	0	0	0	0	0 0	0	0	0	0	0	0 (	0	0
ID																													
Α	RW EVENTS_STARTED								T	ran	isac	tion	sta	rtec	t														
		NotGenerated	0						E	ven	nt n	ot g	ene	erate	ed														
		Generated	1						E	ven	nt g	ene	rate	d															

### 6.23.6.10 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END_START			Shortcut between event END and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

### 6.23.6.11 INTENSET

Address offset: 0x304

Enable interrupt



Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			E D C B A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW STOPPED			Write '1' to enable interrupt for event STOPPED
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
B RW ENDRX			Write '1' to enable interrupt for event ENDRX
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
C RW END			Write '1' to enable interrupt for event END
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW ENDTX			Write '1' to enable interrupt for event ENDTX
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
E RW STARTED			Write '1' to enable interrupt for event STARTED
	Set	1	Enable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

## 6.23.6.12 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDRX			Write '1' to disable interrupt for event ENDRX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ENDTX			Write '1' to disable interrupt for event ENDTX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Ε	RW STARTED			Write '1' to disable interrupt for event STARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled



D   Reset 0x000000000	
ID E D C	0 0 0 0
	А
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	3 2 1 0

### 6.23.6.13 STALLSTAT

Address offset: 0x400

Stall status for EasyDMA RAM accesses. The fields in this register is set to STALL by hardware whenever a stall occurres and can be cleared (set to NOSTALL) by the CPU.

Bit r	umber		313	30 29	28	27 26	5 25	24	23	22 :	21 2	20 1	19 1	.8 1	7 1	6 1!	5 14	13	12	11 1	10 9	8	7	6	5	4	3	2	1 0
ID																													ВА
Rese	et 0x00000000		0	0 0	0	0 0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0
ID																													
Α	RW TX		[10	0]					Sta	II st	tatu	ıs fo	or E	asy	DM	A R	ΑM	rea	ds										
		NOSTALL	0						No	sta	Ш																		
		STALL	1						A s	tall	has	s oc	ccur	red															
В	RW RX		[10	0]					Sta	II st	tatu	ıs fo	or E	asy	DM	A R	ΑM	wr	tes										
		NOSTALL	0						No	sta	Ш																		
		STALL	1						A s	tall	has	s oc	ccur	red															

### 6.23.6.14 ENABLE

Address offset: 0x500

**Enable SPIM** 

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		АААА
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW ENABLE		Enable or disable SPIM
Disabled	0	Disable SPIM
Enabled	7	Enable SPIM

## 6.23.6.15 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect



### 6.23.6.16 PSEL.MOSI

Address offset: 0x50C

Pin select for MOSI signal

Bit r	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.23.6.17 PSEL.MISO

Address offset: 0x510


Pin select for MISO signal

Bit r	number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Res	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.23.6.18 PSEL.CSN

Address offset: 0x514

Pin select for CSN



### 6.23.6.19 FREQUENCY

Address offset: 0x524


SPI frequency. Accuracy depends on the HFCLK source selected.

Bit number		31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
ID		A A A A A A A A	A A A A A A A A A A A A A A A A A A A	A A A A A A A
Reset 0x04000000		0 0 0 0 0 1 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
ID Acce Field				
A RW FREQUENCY		SPI	master data rate	
	K125	0x02000000 125	kbps	
	K250	0x04000000 250	kbps	
	K500	0x08000000 500	kbps	
	M1	0x10000000 1 N	1bps	
	M2	0x20000000 2 N	1bps	
	M4	0x40000000 4 N	1bps	
	M8	0x80000000 8 N	1bps	
	M16	0x0A000000 16	Mbps	
	M32	0x14000000 32	Mbps	

### 6.23.6.20 RXD.PTR

Address offset: 0x534

Data pointer



**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.23.6.21 RXD.MAXCNT

Address offset: 0x538


Maximum number of bytes in receive buffer

ID F						Descr															
ID 4																					
Reset 0	x00000000	0 0	0 0 0	0 0	0	0 0	0 0	0 0	0 0	0 (	0	0	0 (	0	0	0 (	0	0	0	0 0	0 0
ID										A	A A	Α	A A	A A	Α	A A	A	Α	Α	A A	АА
Bit num	ber	31 30 2	29 28 27	7 26 25	5 24	23 22	21 2	0 19 :	18 17	16 1	5 14	13	12 1	1 10	9	8 7	7 6	5	4	3 2	1 0

### 6.23.6.22 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction





### 6.23.6.23 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit r	number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α Α
Res	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW LIST			List type
		Disabled	0	Disable EasyDMA list
		ArrayList	1	Use array list

### 6.23.6.24 TXD.PTR

Address offset: 0x544

Data pointer



**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.23.6.25 TXD.MAXCNT

Address offset: 0x548

Number of bytes in transmit buffer

Bit r	number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW MAXCNT	[10xffff]	Maximum number of bytes in transmit buffer

### 6.23.6.26 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

ID	
ID A A A A A A A A A A A A A A A A A A A	
	0 0 0 0 0
51 30 29 26 27 20 23 24 23 22 21 20 19 16 17 10 13 14 13 12 11 10 9 6 7 0 3	A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0



## 6.23.6.27 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit number		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АА
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW LIST			List type
	Disabled	0	Disable EasyDMA list
	ArrayList	1	Use array list

### 6.23.6.28 CONFIG

Address offset: 0x554 Configuration register

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ORDER			Bit order
		MsbFirst	0	Most significant bit shifted out first
		LsbFirst	1	Least significant bit shifted out first
В	RW CPHA			Serial clock (SCK) phase
		Leading	0	Sample on leading edge of clock, shift serial data on trailing
				edge
		Trailing	1	Sample on trailing edge of clock, shift serial data on leading
				edge
С	RW CPOL			Serial clock (SCK) polarity
		ActiveHigh	0	Active high
		ActiveLow	1	Active low

### 6.23.6.29 IFTIMING.RXDELAY

Address offset: 0x560

Sample delay for input serial data on MISO


Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID		A A /
Reset 0x00000002		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field		
A RW RXDELAY		[70] Sample delay for input serial data on MISO. The value
		specifies the number of 64 MHz clock cycles (15.625 ns)
		delay from the the sampling edge of SCK (leading edge for
		CONFIG.CPHA = 0, trailing edge for CONFIG.CPHA = 1) until
		the input serial data is sampled. As en example, if RXDELAY
		= 0 and CONFIG.CPHA = 0, the input serial data is sampled
		on the rising edge of SCK.



### 6.23.6.30 IFTIMING.CSNDUR

Address offset: 0x564

Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions



### 6.23.6.31 CSNPOL


Address offset: 0x568
Polarity of CSN output

Bit n	umber		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW CSNPOL			Polarity of CSN output
		LOW	0	Active low (idle state high)
		HIGH	1	Active high (idle state low)

### 6.23.6.32 PSELDCX

Address offset: 0x56C


Pin select for DCX signal



### 6.23.6.33 DCXCNT

Address offset: 0x570 DCX configuration






### 6.23.6.34 ORC

Address offset: 0x5C0

Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT



# 6.23.7 Electrical specification

# 6.23.7.1 Timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>SPIM</sub>	Bit rates for SPIM <sup>28</sup>			32	Mbps
t <sub>SPIM,START</sub>	Time from START task to transmission started		1		μs
t <sub>SPIM,CSCK</sub>	SCK period	125			ns
t <sub>SPIM,RSCK,LD</sub>	SCK rise time, standard drive <sup>29</sup>			t <sub>RF,25pF</sub>	
$t_{\text{SPIM}, \text{RSCK}, \text{HD}}$	SCK rise time, high drive <sup>29</sup>			t <sub>HRF,25pF</sub>	
t <sub>SPIM,FSCK,LD</sub>	SCK fall time, standard drive <sup>29</sup>			t <sub>RF,25pF</sub>	
t <sub>SPIM,FSCK,HD</sub>	SCK fall time, high drive <sup>29</sup>			t <sub>HRF,25pF</sub>	
t <sub>SPIM,WHSCK</sub>	SCK high time <sup>29</sup>	(t <sub>CSCK</sub> /2)	)		
		$-t_{RSCK}$			
$t_{\text{SPIM,WLSCK}}$	SCK low time <sup>29</sup>	(t <sub>CSCK</sub> /2)	)		
		- t <sub>FSCK</sub>			
t <sub>SPIM,SUMI</sub>	MISO to CLK edge setup time	19			ns
t <sub>SPIM,HMI</sub>	CLK edge to MISO hold time	18			ns
t <sub>SPIM,VMO</sub>	CLK edge to MOSI valid, SCK frequency <= 8 MHz			59	ns
t <sub>SPIM,VMO,HS</sub>	CLK edge to MOSI valid, SCK frequency > 8 MHz			8	ns
t <sub>SPIM,HMO</sub>	MOSI hold time after CLK edge	20			ns



High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

<sup>&</sup>lt;sup>29</sup> At 25pF load, including GPIO pin capacitance, see GPIO spec.




Figure 145: SPIM timing diagram

# 6.24 SPIS — Serial peripheral interface slave with EasyDMA

SPI slave (SPIS) is implemented with EasyDMA support for ultra low power serial communication from an external SPI master. EasyDMA in conjunction with hardware-based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.




Figure 146: SPI slave



The SPIS supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Trailing Edge)
SPI_MODE1	0 (Active High)	1 (Leading Edge)
SPI_MODE2	1 (Active Low)	0 (Trailing Edge)
SPI_MODE3	1 (Active Low)	1 (Leading Edge)

Table 104: SPI modes

### 6.24.1 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used.

Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in Instantiation on page 21 shows which peripherals have the same ID as the SPI slave.

### 6.24.2 EasyDMA

The SPIS implements EasyDMA for accessing RAM without CPU involvement.

The SPIS peripheral implements the following EasyDMA channels:

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 105: SPIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 43.

If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register.

The END event indicates that EasyDMA has finished accessing the buffer in RAM.

# 6.24.3 SPI slave operation

SPI slave uses two memory pointers, RXD.PTR and TXD.PTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

See SPI transaction when shortcut between END and ACQUIRE is enabled on page 407.

Before the CPU can safely update the RXD.PTR and TXD.PTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXD.PTR and TXD.PTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering



the RELEASE task. This is illustrated in SPI transaction when shortcut between END and ACQUIRE is enabled on page 407. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.

The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXD.PTR register, the TXD.PTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in SPI transaction when shortcut between END and ACQUIRE is enabled on page 407, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXD.PTR and RXD.PTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END\_ACQUIRE shortcut can be used. With this shortcut enabled the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END\_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The RXD.AMOUNT and TXD.AMOUNT registers are updated when a granted transaction is completed. The TXD.AMOUNT register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the RXD.AMOUNT register indicates how many bytes were written into the RX buffer in the last transaction.

The ENDRX event is generated when the RX buffer has been filled.






Figure 147: SPI transaction when shortcut between END and ACQUIRE is enabled

# 6.24.4 Pin configuration

The CSN, SCK, MOSI, and MISO signals associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of any of these registers is set to Disconnected, the associated SPI slave signal will not be connected to any physical pins.

The PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see POWER — Power supply on page 57 chapter for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN\_CNF[n] register. PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 408 before enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled, or if the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.



Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI signal	SPI pin	Direction	Output value Comment
CSN	As specified in PSEL.CSN	Input	Not applicable
SCK	As specified in PSEL.SCK	Input	Not applicable
MOSI	As specified in PSEL.MOSI	Input	Not applicable
MISO	As specified in PSEL.MISO	Input	Not applicable Emulates that the SPI slave is not selected.

Table 106: GPIO configuration before enabling peripheral

# 6.24.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	SPIS	SPIS0	SPI slave 0	
0x40004000	SPIS	SPIS1	SPI slave 1	
0x40023000	SPIS	SPIS2	SPI slave 2	

Table 107: Instances

Register	Offset	Description		
TASKS_ACQUIRE	0x024	Acquire SPI semaphore		
TASKS_RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it		
EVENTS_END	0x104	Granted transaction completed		
EVENTS_ENDRX	0x110	End of RXD buffer reached		
EVENTS_ACQUIRED	0x128	Semaphore acquired		
SHORTS	0x200	Shortcuts between local events and tasks		
INTENSET	0x304	Enable interrupt		
INTENCLR	0x308	Disable interrupt		
SEMSTAT	0x400	Semaphore status register		
STATUS	0x440	Status from last transaction		
ENABLE	0x500	Enable SPI slave		
PSEL.SCK	0x508	Pin select for SCK		
PSEL.MISO	0x50C	Pin select for MISO signal		
PSEL.MOSI	0x510	Pin select for MOSI signal		
PSEL.CSN	0x514	Pin select for CSN signal		
PSELSCK	0x508	Pin select for SCK	Deprecated	
PSELMISO	0x50C	Pin select for MISO	Deprecated	
PSELMOSI	0x510	Pin select for MOSI	Deprecated	
PSELCSN	0x514	Pin select for CSN	Deprecated	
RXDPTR	0x534	RXD data pointer	Deprecated	
MAXRX	0x538	Maximum number of bytes in receive buffer	Deprecated	
AMOUNTRX	0x53C	Number of bytes received in last granted transaction	Deprecated	
RXD.PTR	0x534	RXD data pointer		
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer		
RXD.AMOUNT	0x53C	Number of bytes received in last granted transaction		
RXD.LIST	0x540	EasyDMA list type		
TXDPTR	0x544	TXD data pointer		
MAXTX	0x548	Maximum number of bytes in transmit buffer De		
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction	Deprecated	
TXD.PTR	0x544	TXD data pointer		
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer		
TXD.AMOUNT	0x54C	Number of bytes transmitted in last granted transaction		




Register	Offset	Description
TXD.LIST	0x550	EasyDMA list type
CONFIG	0x554	Configuration register
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character

Table 108: Register overview

### 6.24.5.1 TASKS\_ACQUIRE


Address offset: 0x024 Acquire SPI semaphore



### 6.24.5.2 TASKS\_RELEASE

Address offset: 0x028

Release SPI semaphore, enabling the SPI slave to acquire it



### 6.24.5.3 EVENTS\_END

Address offset: 0x104

Granted transaction completed

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	A RW EVENTS_END			Granted transaction completed
		NotGenerated	0	Event not generated
		Generated	1	Event generated

### 6.24.5.4 EVENTS\_ENDRX

Address offset: 0x110

End of RXD buffer reached



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_ENDRX			End of RXD buffer reached
	NotGenerated	0	Event not generated
	Generated	1	Event generated

# 6.24.5.5 EVENTS\_ACQUIRED

Address offset: 0x128 Semaphore acquired

Bit n	umber		31	30 2	29 2	8 27	26	25 2	24 2	3 22	2 21	. 20	19 :	18 1	7 16	15	14	13 1	2 11	10	9 8	3 7	6	5	4	3	2 :	L 0
ID																												Α
Rese	t 0x00000000		0	0	0 (	0	0	0	0 (	0	0	0	0	0 0	0	0	0	0 (	0	0	0 (	0	0	0	0	0	0 (	0 0
ID																												
Α	RW EVENTS_ACQUIRED								S	ema	apho	ore	acq	uire	b													
		NotGenerated	0						E	ven	t no	ot ge	ener	ated	i													
		Generated	1						E	ven	t ge	ner	ated	I														

## 6.24.5.6 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW END_ACQUIRE			Shortcut between event END and task ACQUIRE
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

### 6.24.5.7 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END			Write '1' to enable interrupt for event END
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDRX			Write '1' to enable interrupt for event ENDRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ACQUIRED			Write '1' to enable interrupt for event ACQUIRED



Bit number		31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			C B A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
	Set	1	Enable
			Litable
	Disabled	0	Read: Disabled

### 6.24.5.8 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C B A
Res	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW END			Write '1' to disable interrupt for event END
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW ENDRX			Write '1' to disable interrupt for event ENDRX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW ACQUIRED			Write '1' to disable interrupt for event ACQUIRED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

### 6.24.5.9 SEMSTAT

Address offset: 0x400

Semaphore status register

Bit n	umber		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A
Rese	et 0x00000001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R SEMSTAT			Semaphore status
		Free	0	Semaphore is free
		CPU	1	Semaphore is assigned to CPU
		SPIS	2	Semaphore is assigned to SPI slave
		CPUPending	3	Semaphore is assigned to SPI but a handover to the CPU is
				pending

### 6.24.5.10 STATUS

Address offset: 0x440

Status from last transaction

Individual bits are cleared by writing a '1' to the bits that shall be cleared



Bit number		31 30 29 28 27 26	
ID			В .
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW OVERREAD			TX buffer over-read detected, and prevented
	NotPresent	0	Read: error not present
	Present	1	Read: error present
	Clear	1	Write: clear error on writing '1'
B RW OVERFLOW			RX buffer overflow detected, and prevented
	NotPresent	0	Read: error not present
	Present	1	Read: error present
	Clear	1	Write: clear error on writing '1'

### 6.24.5.11 ENABLE

Address offset: 0x500

Enable SPI slave

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW ENABLE			Enable or disable SPI slave
		Disabled	0	Disable SPI slave
		Enabled	2	Enable SPI slave

### 6.24.5.12 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	t OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

## 6.24.5.13 PSEL.MISO

Address offset: 0x50C

Pin select for MISO signal



Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		С	ваааа
Rese	t OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.24.5.14 PSEL.MOSI

Address offset: 0x510

Pin select for MOSI signal

Bit n	Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	вааа
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

### 6.24.5.15 PSEL.CSN

Address offset: 0x514

Pin select for CSN signal

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

# 6.24.5.16 PSELSCK ( Deprecated )

Address offset: 0x508 Pin select for SCK

		Disconnected	0xFFFFFFF	Disconnect
Α	RW PSELSCK		[031]	Pin number configuration for SPI SCK signal
ID				
Res	et OxFFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit r	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0





# 6.24.5.17 PSELMISO ( Deprecated )

Address offset: 0x50C Pin select for MISO

Bit n	umber		31 30 29 28 27 26 25 24	$23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
ID			A A A A A A A	A A A A A A A A A A A A A A A A A A A
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PSELMISO		[031]	Pin number configuration for SPI MISO signal
		Disconnected	0xFFFFFFF	Disconnect

# 6.24.5.18 PSELMOSI (Deprecated)

Address offset: 0x510

Pin select for MOSI

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A	
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PSELMOSI		[031]	Pin number configuration for SPI MOSI signal
		Disconnected	0xFFFFFFF	Disconnect

# 6.24.5.19 PSELCSN (Deprecated)

Address offset: 0x514 Pin select for CSN

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A	
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PSELCSN		[031]	Pin number configuration for SPI CSN signal
		Disconnected	0xFFFFFFF	Disconnect

# 6.24.5.20 RXDPTR ( Deprecated )

Address offset: 0x534 RXD data pointer

Bit n	umber	31	30	29	28	27	26	25	24	23	22	21	20 1	.9 1	8 17	7 16	15	14	13	12 1	.1 10	9	8	7	6	5	4	3	2	1 0
ID		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Δ,	4 A	Α	Α	Α	Α	A .	ДД	Α	Α	Α	Α	Α	Α	Α	A .	A A
Rese	t 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW RXDPTR									RX	D d	ata	poi	nte	r															

**Note:** See the memory chapter for details about which memories are available for EasyDMA.






### 6.24.5.21 MAXRX (Deprecated)

Address offset: 0x538

Maximum number of bytes in receive buffer



### 6.24.5.22 AMOUNTRX (Deprecated)

Address offset: 0x53C


Number of bytes received in last granted transaction

Α	R AMOUNTRX	[10xffff]	Number of bytes received in the last granted transaction	
ID				
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID			A A A A A A A A A A A A A A A	Α
Bit r	number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0

### 6.24.5.23 RXD.PTR

Address offset: 0x534

**RXD** data pointer



**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.24.5.24 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

10			
ID	Acce Field	Value Description	
Reset	0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID		A A A A A A A A A A A A A A A A A A A	A A
Bit nu	mber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0

### 6.24.5.25 RXD.AMOUNT

Address offset: 0x53C

Number of bytes received in last granted transaction



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 10    D	A R AMOUNT	[10xffff]	Number of bytes received in the last granted transaction
ID A A A A A A A A A A A A A A A A A A A	ID Acce Field		
	Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID		A A A A A A A A A A A A A A A A A A A
	Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

### 6.24.5.26 RXD.LIST


Address offset: 0x540 EasyDMA list type

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW LIST			List type
	Disabled	0	Disable EasyDMA list
	ArrayList	1	Use array list

## 6.24.5.27 TXDPTR (Deprecated)

Address offset: 0x544

TXD data pointer



**Note:** See the memory chapter for details about which memories are available for EasyDMA.

## 6.24.5.28 MAXTX (Deprecated)

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID		A A A A A A A A A A A A A A A A A A A	A A A
Res	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID			
Α	RW MAXTX	[10xffff] Maximum number of bytes in transmit buffer	

# 6.24.5.29 AMOUNTTX ( Deprecated )

Address offset: 0x54C

Number of bytes transmitted in last granted transaction



A R	AMOUNTTX	[10xfff	fl			Num	ber c	of byt	es tr	ansr	nitte	ed in	last	grai	nted	tra	nsa	ctio	n				
ID Acc						Desc																	ı
Reset 0x0	0000000	0 0 0	0 0	0 0	0	0 0	0	0 0	0 (	0 0	0	0 (	0	0	0 (	0	0	0	0	0 0	0	0 (	)
ID											Α	A A	A	Α	Α /	Α Α	A	Α	Α	A A	A	A A	1
Bit numbe	r	31 30 2	9 28 27	26 25	5 24	23 22	2 21 2	20 19	18 1	17 16	5 15	14 1	3 12	11	10 9	9 8	3 7	6	5	4 3	2	1 (	)

### 6.24.5.30 TXD.PTR

Address offset: 0x544

TXD data pointer

טו									Des																			
ID																												
Reset	0x00000000	0	0	0 (	0 0	0	0	0	0	0	0 (	0	0	0	0 (	0	0	0	0 (	0 0	0	0	0	0	0	0 (	0 0	0
ID		Α	A	Α ,	Δ Δ	A	Α	Α	Α	Α	A A	A A	Α	A	Α Α	Δ Α	A	Α	A	4 A	Α	Α	Α	Α	Α	A	A A	Α
Bit nu	mber	31	30 2	29 2	8 2	7 26	25	24	23	22 2	21 2	0 19	18	17 1	.6 1	5 14	4 13	12	11 1	.0 9	8	7	6	5	4	3	2 1	0

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.24.5.31 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

A RW MAXCNT	[10xffff] Maximum numbe	er of bytes in transmit buffer
ID Acce Field		
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18	8 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

### 6.24.5.32 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transmitted in last granted transaction

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A R AMOUNT	[10xffff]	Number of bytes transmitted in last granted transaction

### 6.24.5.33 TXD.LIST

Address offset: 0x550

EasyDMA list type



Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list

### 6.24.5.34 CONFIG

Address offset: 0x554 Configuration register

Bit r	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW ORDER			Bit order
		MsbFirst	0	Most significant bit shifted out first
		LsbFirst	1	Least significant bit shifted out first
В	RW CPHA			Serial clock (SCK) phase
		Leading	0	Sample on leading edge of clock, shift serial data on trailing
				edge
		Trailing	1	Sample on trailing edge of clock, shift serial data on leading
				edge
С	RW CPOL			Serial clock (SCK) polarity
		ActiveHigh	0	Active high
		ActiveLow	1	Active low

# 6.24.5.35 DEF

Address offset: 0x55C

Default character. Character clocked out in case of an ignored transaction.

Bit r	number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Description
Α	RW DEF		Default character. Character clocked out in case of an
			ignored transaction.

### 6.24.5.36 ORC

Address offset: 0x5C0

Over-read character

Α	RW ORC							0	ver-	rea	d ch	arac	ter.	Cha	ract	er cl	ocke	ed o	ıt af	ter a	an	ove	r-				
ID																											
Res	et 0x00000000	0	0	0 0	0	0	0 0	0	0	0	0 (	0 0	0	0	0 (	0	0	0 0	0	0	0	0	0	0 0	0	0	0
ID																					Α	Α.	Α,	А А	Α	Α	Α
Bit r	umber	31	30 2	29 28	3 27	26 2	25 24	4 23	3 22	21	20 1	.9 18	17	16 1	.5 1	4 13	12	11 10	9	8	7	6	5 .	4 3	2	1	0

Over-read character. Character clocked out after an overread of the transmit buffer.



# 6.24.6 Electrical specification

# 6.24.6.1 SPIS slave interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>SPIS</sub>	Bit rates for SPIS <sup>30</sup>			8 <sup>31</sup>	Mbps
t <sub>SPIS,START</sub>	Time from RELEASE task to receive/transmit (CSN active)		0.125		μs

# 6.24.6.2 Serial Peripheral Interface Slave (SPIS) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>SPIS,CSCKIN</sub>	SCK input period	125			ns
t <sub>SPIS,RFSCKIN</sub>	SCK input rise/fall time			30	ns
t <sub>SPIS,WHSCKIN</sub>	SCK input high time	30			ns
t <sub>SPIS,WLSCKIN</sub>	SCK input low time	30			ns
t <sub>SPIS,SUCSN</sub>	CSN to CLK setup time	1000			ns
t <sub>SPIS,HCSN</sub>	CLK to CSN hold time	1000			ns
t <sub>SPIS,ASA</sub>	CSN to MISO driven	0			ns
t <sub>SPIS,ASO</sub>	CSN to MISO valid <sup>a</sup>			1000	ns
t <sub>SPIS,DISSO</sub>	CSN to MISO disabled <sup>a</sup>			68	ns
t <sub>SPIS,CWH</sub>	CSN inactive time	300			ns
t <sub>SPIS,VSO</sub>	CLK edge to MISO valid			19	ns
t <sub>SPIS,HSO</sub>	MISO hold time after CLK edge	18 <sup>32</sup>			ns
t <sub>SPIS,SUSI</sub>	MOSI to CLK edge setup time	59			ns
t <sub>SPIS,HSI</sub>	CLK edge to MOSI hold time	20			ns




High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

The actual maximum data rate depends on the master's CLK to MISO and MOSI setup and hold timings.

<sup>&</sup>lt;sup>a</sup> At 25pF load, including GPIO capacitance, see GPIO spec.

This is to ensure compatibility to SPI masters sampling MISO on the same edge as MOSI is output






Figure 148: SPIS timing diagram




Figure 149: Common SPIM and SPIS timing diagram



# 6.25 SWI — Software interrupts

A set of interrupts have been reserved for use as software interrupts.

### 6.25.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40014000	SWI	SWI0	Software interrupt 0	
0x40015000	SWI	SWI1	Software interrupt 1	
0x40016000	SWI	SWI2	Software interrupt 2	
0x40017000	SWI	SWI3	Software interrupt 3	
0x40018000	SWI	SWI4	Software interrupt 4	
0x40019000	SWI	SWI5	Software interrupt 5	

Table 109: Instances

# 6.26 TEMP — Temperature sensor

The temperature sensor measures die temperature over the temperature range of the device. Linearity compensation can be implemented if required by the application.

Listed here are the main features for TEMP:

- Temperature range is greater than or equal to operating temperature of the device
- Resolution is 0.25 degrees

TEMP is started by triggering the START task.

When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register.

To achieve the measurement accuracy stated in the electrical specification, the crystal oscillator must be selected as the HFCLK source, see CLOCK — Clock control on page 79 for more information.

When the temperature measurement is completed, TEMP analog electronics power down to save power.

TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

# 6.26.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000C000	TEMP	TEMP	Temperature sensor	

Table 110: Instances

Register	Offset	Description
TASKS_START	0x000	Start temperature measurement
TASKS_STOP	0x004	Stop temperature measurement
EVENTS_DATARDY	0x100	Temperature measurement complete, data ready
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
TEMP	0x508	Temperature in °C (0.25° steps)
A0	0x520	Slope of 1st piece wise linear function




Desistan	Offset	Description
Register	Offset	Description
A1	0x524	Slope of 2nd piece wise linear function
A2	0x528	Slope of 3rd piece wise linear function
A3	0x52C	Slope of 4th piece wise linear function
A4	0x530	Slope of 5th piece wise linear function
A5	0x534	Slope of 6th piece wise linear function
ВО	0x540	y-intercept of 1st piece wise linear function
B1	0x544	y-intercept of 2nd piece wise linear function
B2	0x548	y-intercept of 3rd piece wise linear function
B3	0x54C	y-intercept of 4th piece wise linear function
B4	0x550	y-intercept of 5th piece wise linear function
B5	0x554	y-intercept of 6th piece wise linear function
ТО	0x560	End point of 1st piece wise linear function
T1	0x564	End point of 2nd piece wise linear function
T2	0x568	End point of 3rd piece wise linear function
T3	0x56C	End point of 4th piece wise linear function
T4	0x570	End point of 5th piece wise linear function

Table 111: Register overview

# 6.26.1.1 TASKS\_START

Address offset: 0x000


Start temperature measurement



## 6.26.1.2 TASKS\_STOP

Address offset: 0x004

Stop temperature measurement



### 6.26.1.3 EVENTS\_DATARDY

Address offset: 0x100

Temperature measurement complete, data ready



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_DATARDY			Temperature measurement complete, data ready
	NotGenerated	0	Event not generated
	Generated	1	Event generated

## 6.26.1.4 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW DATARDY			Write '1' to enable interrupt for event DATARDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled		

## 6.26.1.5 INTENCLR

Address offset: 0x308

Disable interrupt


Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW DATARDY		Write '1' to disable interrupt for event DATARDY
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

### 6.26.1.6 TEMP

Address offset: 0x508

Temperature in °C (0.25° steps)

Bit n	umber	31	30 :	29 2	8 27	7 26	25	24	23	22	21	20 1	19 1	8 17	7 16	15	14	13 1	L2 1	1 10	9	8	7	6	5	4	3 2	1	0
ID		А	Α	A A	A	A	Α	Α	Α	Α	Α	Α	A A	<b>Α</b> Α	. Α	Α	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α /	A A	Α	Α
Rese	et 0x00000000	0	0	0 (	0	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0 (	0	0	0	0	0	0	0 (	0 0	0	0
Α	R TEMP								Te	mp	era	ture	in '	,C ((	).25	° st	eps	)											
									Re	sul	t of	ten	npei	ratu	re r	nea	sure	eme	nt.	Die	tem	per	atu	ıre i	in °	С,			
									2's	s co	mp	lem	ent	forr	nat	, 0.2	25°	C st	eps										
									De	ecis	ion	iioa	nt: [	)ATA	ARD	Υ													






### 6.26.1.7 A0

Address offset: 0x520

Slope of 1st piece wise linear function



### 6.26.1.8 A1

Address offset: 0x524


Slope of 2nd piece wise linear function

Α	RW A1		Slope of 2nd piece wise linear	function		
ID						
Rese	et 0x00000348	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 1 1 0 1 0	0 1 0 0	0
ID				A A A A A A	A A A A	. A
Bit r	umber	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14	13 12 11 10 9 8 7 6 5	4 3 2 1	. 0

### 6.26.1.9 A2

Address offset: 0x528

Slope of 3rd piece wise linear function



### 6.26.1.10 A3

Address offset: 0x52C

Slope of 4th piece wise linear function

Bit n	umber	31 30	29	28 2	7 2	6 25	24	23 2	22 2	1 20	19	18	17 1	6 15	5 14	13	12 1:	l 10	9	8	7	6	5	4 3	3 2	1	0
ID																	А	Α	Α	Α	Α	Α	Α	A A	A A	Α	Α
Rese	t 0x0000040E	0 0	0	0 (	0	0	0	0	0 (	0 0	0	0	0 (	0	0	0	0 0	1	0	0	0	0	0	0 :	1	1	0
ID																											
Α	RW A3							Slop	oe o	of 4t	h pi	ece	wise	e lin	ear	func	tion										_

### 6.26.1.11 A4

Address offset: 0x530

Slope of 5th piece wise linear function


NORDIC

ID Acce Field		
and the second second		Description
Reset 0x000004BD	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 1 1 1 0 1
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.26.1.12 A5

Address offset: 0x534

Slope of 6th piece wise linear function



### 6.26.1.13 BO

Address offset: 0x540

y-intercept of 1st piece wise linear function

Α	RW B0	y-intercept of 1st piece wise linear function
ID		Value Description
Res	et 0x00003FEF	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1
ID		A A A A A A A A A A A A A A A A A A A
Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

### 6.26.1.14 B1

Address offset: 0x544

y-intercept of 2nd piece wise linear function

Bit no	umber	31 30	29 28	3 27	26 2	5 24	23 2	2 21	1 20	19 1	3 17	16 1	5 14	13	12 :	11 10	9	8	7	6	5	4 3	2	1	0
ID														Α	Α	ДД	Α	Α	Α	Α	Α	A A	A	Α	Α
Rese	t 0x00003FBE	0 0	0 0	0	0 0	0	0 (	0 0	0	0 0	0	0 (	0 0	1	1	1 1	1	1	1	0	1	1 1	. 1	1	0
ID																									
Α	RW B1						y-int	terc	ept c	f 2n	d pie	ece v	vise	line	ar fı	ıncti	on								

### 6.26.1.15 B2

Address offset: 0x548

y-intercept of 3rd piece wise linear function


Α	RW B2					y-i	nter	cept	of 3	rd pi	ece	wis	e lin	ear	fun	ctio	n								Т
ID																									
Res	et 0x00003FBE	0 0	0 0	0 0	0 0	0	0	0 0	0	0 0	0	0	0	1 1	1	1	1	1	1	0	1 1	l <b>1</b>	1	1	0
ID													,	Δ Α	Α	Α	Α	Α	Α	A ,	4 <i>A</i>	A	Α	Α	Α
Bit r	umber	31 30	29 28	27 26	25 2	4 23	22 2	21 20	19	18 1	7 16	15	14 1	3 1	2 11	. 10	9	8	7	6	5 4	1 3	2	1	0



#### 6.26.1.16 B3

Address offset: 0x54C

y-intercept of 4th piece wise linear function



### 6.26.1.17 B4

Address offset: 0x550


y-intercept of 5th piece wise linear function

Α	RW B4							y-i	nter	rcep	t of	5th p	oiec	e wi	se li	nea	r fui	nctic	n								
ID																											1
Rese	t 0x00000124	0	0 (	0 0	0	0 0	0	0	0	0 (	0 0	0	0 (	0	0	0	0 (	0	0	1	0	0	1 (	0 0	1	0	o
ID																Α	A A	A	Α	Α	Α	Α	A A	4 A	Α	Α .	Δ
Bit n	umber	313	30 2	9 28	27	26 2	5 24	23	22	21 2	0 19	18 :	17 1	6 15	14	13	12 1	1 10	9	8	7	6	5 4	4 3	2	1	5

### 6.26.1.18 B5

Address offset: 0x554


y-intercept of 6th piece wise linear function



#### 6.26.1.19 TO

Address offset: 0x560

End point of 1st piece wise linear function



### 6.26.1.20 T1

Address offset: 0x564

End point of 2nd piece wise linear function



Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value Description

A RW T1

End point of 2nd piece wise linear function

### 6.26.1.21 T2

Address offset: 0x568


End point of 3rd piece wise linear function

Α	RW T2							En	d p	oint	t of :	3rd p	oiec	e wi	se I	inea	ır fu	ncti	on								
ID																											
Rese	t 0x0000019	0	0 0	0	0	0 0	0	0	0	0	0 (	0 0	0	0	0 (	0	0	0	0 0	0	0	0	0	1 :	۱ (	0	1
ID																					Α	Α	Α	Α ,	A A	Δ Δ	A
Bit n	umber	313	30 2	9 28	27 2	26 2	5 24	23	22	21	20 1	.9 18	3 17	16 :	15 1	4 1	3 12	11	10 9	8	7	6	5	4	3 2	2 1	0

6.26.1.22 T3

Address offset: 0x56C

End point of 4th piece wise linear function



### 6.26.1.23 T4

Address offset: 0x570

End point of 5th piece wise linear function

Bit nu	mber	31 30	29 :	28 27	7 26	25	24 :	23 2	2 21	L 20	19 1	8 17	16	15 3	L4 1	3 12	11	10 9	8	7	6	5	4	3 2	1	0
ID																				Α	Α	Α	Α.	A A	A	Α
Reset	0x0000050	0 0	0	0 0	0	0	0	0 0	0	0	0 (	0	0	0	0 0	0	0	0 0	0	0	1	0	1	0 0	0	0
ID								Desc																		
Α	RW T4							End	poir	nt of	5th	pied	e w	ise	inea	ar fu	ncti	on								

# 6.26.2 Electrical specification

# 6.26.2.1 Temperature Sensor Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>TEMP</sub>	Time required for temperature measurement		36		μs
T <sub>TEMP,RANGE</sub>	Temperature sensor range	-40		105	°C
T <sub>TEMP,ACC</sub>	Temperature sensor accuracy	-5		5	°C
T <sub>TEMP,ACC,EXT</sub>	Temperature sensor accuracy, extended temperature range	-7		7	°C
T <sub>TEMP,RES</sub>	Temperature sensor resolution		0.25		°C
T <sub>TEMP,STB</sub>	Sample to sample stability at constant device temperature		±0.25		°C
T <sub>TEMP,OFFST</sub>	Sample offset at 25°C	-2.5		2.5	°C



# $6.27 \text{ TWI} - I^2 \text{C compatible two-wire interface}$

The TWI master is compatible with I<sup>2</sup>C operating at 100 kHz and 400 kHz.




Figure 150: TWI master's main features

# 6.27.1 Functional description

This TWI master is not compatible with CBUS. The TWI transmitter and receiver are single buffered.

See, TWI master's main features on page 428.

A TWI setup comprising one master and three slaves is illustrated in A typical TWI setup comprising one master and three slaves on page 428. This TWI master is only able to operate as the only master on the TWI bus.




Figure 151: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

# 6.27.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated TWI signal is not connected to any physical pin. The PSEL.SCL and PSEL.SDA registers and their configurations are only used



as long as the TWI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCL and PSEL.SDA must only be configured when the TWI is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in GPIO configuration on page 429.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSEL.SCL	Input	SOD1	Not applicable
SDA	As specified in PSEL.SDA	Input	SOD1	Not applicable

Table 112: GPIO configuration

### 6.27.3 Shared resources

The TWI shares registers and other resources with other peripherals that have the same ID as the TWI.

Therefore, you must disable all peripherals that have the same ID as the TWI before the TWI can be configured and used. Disabling a peripheral that has the same ID as the TWI will not reset any of the registers that are shared with the TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in Instantiation on page 21 shows which peripherals have the same ID as the TWI.

### 6.27.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered, and a second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in The TWI master writing data to a slave on page 430. Occurrence 3 in the figure illustrates delayed processing of the TXDSENT event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.






Figure 152: The TWI master writing data to a slave

The TWI master write sequence is stopped when the STOP task is triggered whereupon the TWI master will generate a stop condition on the TWI bus.

### 6.27.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1).

The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a RXDRDY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, that is, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in The TWI master reading data from a slave on page 431. Occurrence 3 in this figure illustrates delayed processing of the RXDRDY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.






Figure 153: The TWI master reading data from a slave

# 6.27.6 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.

The figure below illustrates a repeated start sequence where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between.




Figure 154: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between



To generate a repeated start after a read sequence, a second start task must be triggered instead of the STOP task, that is, STARTRX or STARTTX. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

### 6.27.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

# 6.27.8 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40003000	TWI	TWI0	Two-wire interface master 0		Deprecated
0x40004000	TWI	TWI1	Two-wire interface master 1		Deprecated

Table 113: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_RXDREADY	0x108	TWI RXD byte received
EVENTS_TXDSENT	0x11C	TWI TXD byte sent
EVENTS_ERROR	0x124	TWI error
EVENTS_BB	0x138	TWI byte boundary, generated before each byte that is sent or received
EVENTS_SUSPENDED	0x148	TWI entered the suspended state
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWI
PSEL.SCL	0x508	Pin select for SCL
PSEL.SDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.
ADDRESS	0x588	Address used in the TWI transfer

Table 114: Register overview

### 6.27.8.1 TASKS\_STARTRX

Address offset: 0x000

Start TWI receive sequence



Bit n	ıur	nbe	r		31	30 2	9 2	28 2	27 2	6 :	25	24	23 :	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																																			А
Rese	et (	0x0	0000000		0	0 (	כ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID													Des																						
Α	,	W	TASKS_STARTRX										Sta	rt 1	ΓW	'l re	cei	ve	sec	que	nce	è													
				Trigger	1								Trig	gge	r ta	ask																			

## 6.27.8.2 TASKS\_STARTTX

Address offset: 0x008

Start TWI transmit sequence

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STARTTX			Start TWI transmit sequence
		Trigger	1	Trigger task

# 6.27.8.3 TASKS\_STOP

Address offset: 0x014
Stop TWI transaction

Bit n	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STOP			Stop TWI transaction
		Trigger	1	Trigger task

# 6.27.8.4 TASKS\_SUSPEND

Address offset: 0x01C
Suspend TWI transaction

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_SUSPEND			Suspend TWI transaction
		Trigger	1	Trigger task

## 6.27.8.5 TASKS\_RESUME

Address offset: 0x020 Resume TWI transaction



Bit n	umb	er		313	0 29	28	27 2	6 2!	5 24	23	22	21	20 19	9 18	17	16	15	14 1	3 12	2 11	10	9	8	7 (	6 5	4	3	2	1 0
ID																													Α
Rese	t Ox	00000000		0 0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0 (	0	0	0	0	0	0 (	0 0	0	0	0	0 0
ID																													
Α	W	TASKS_RESUME								Re	sun	ne T	WI t	ran	sact	ion													
			Trigger	1						Tri	gge	r ta	sk																

## 6.27.8.6 EVENTS\_STOPPED

Address offset: 0x104

TWI stopped

Bit number			31 30	29 2	8 27	26 25	5 24	23 2	22 2	1 20	19 1	18 17	7 16	15 1	4 13	3 12	11 1	.0 9	8	7	6	5 4	3	2	1 0
ID																									А
Reset 0x00	000000		0 0	0 (	0 0	0 0	0	0	0 0	0	0	0 0	0	0	0 0	0	0	0 0	0	0	0	0 0	0	0	0 0
ID Acce																									
A RW	EVENTS_STOPPED							TW	l sto	ppe	d														
		NotGenerated	0					Eve	nt n	ot ge	ener	ated													
		Generated	1					Eve	nt g	ener	ated	I													

# 6.27.8.7 EVENTS\_RXDREADY

Address offset: 0x108

TWI RXD byte received

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_RXDREADY			TWI RXD byte received
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.27.8.8 EVENTS\_TXDSENT

Address offset: 0x11C TWI TXD byte sent


Bit n	umber		31	30	29	28 2	27 2	26 2	5 2	4 2	3 2	2 2	1 20	0 1	9 18	3 17	16	15	14	13	12 1	.1 1	.0 9	8	7	6	5	4	3	2	1 0
ID																															Α
Rese	t 0x00000000		0	0	0	0	0	0 0	) (	0	) C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	RW EVENTS_TXDSENT									T	WI	TXI	D by	yte	ser	it															
		NotGenerated	0							E	ven	nt n	ot g	gen	era	ted															
		Generated	1							E	ven	nt g	ene	rat	ed																

# 6.27.8.9 EVENTS\_ERROR

Address offset: 0x124

TWI error






# 6.27.8.10 EVENTS\_BB

Address offset: 0x138

TWI byte boundary, generated before each byte that is sent or received




#### 6.27.8.11 EVENTS\_SUSPENDED

Address offset: 0x148

TWI entered the suspended state

Generated just after ACK bit has been transferred in a read transaction, and only if SUSPEND has been requested earlier.



#### 6.27.8.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks



Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW BB_SUSPEND			Shortcut between event BB and task SUSPEND
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW BB_STOP			Shortcut between event BB and task STOP
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

## 6.27.8.13 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
	t 0x00000000		0 0 0 0 0 0 0 0	000000000000000000000000000000000000000
A	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW RXDREADY			Write '1' to enable interrupt for event RXDREADY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW TXDSENT			Write '1' to enable interrupt for event TXDSENT
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ERROR			Write '1' to enable interrupt for event ERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Е	RW BB			Write '1' to enable interrupt for event BB
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SUSPENDED			Write '1' to enable interrupt for event SUSPENDED
				Generated just after ACK bit has been transferred in a
				read transaction, and only if SUSPEND has been requested
				earlier.
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

# 6.27.8.14 INTENCLR

Address offset: 0x308

Disable interrupt



Bit r	umber		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Res	et 0x00000000		0 0 0 0 0 0	000000000000000000000000000000000000000
ID		Value ID		
A	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW RXDREADY			Write '1' to disable interrupt for event RXDREADY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW TXDSENT			Write '1' to disable interrupt for event TXDSENT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ERROR			Write '1' to disable interrupt for event ERROR
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Е	RW BB			Write '1' to disable interrupt for event BB
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SUSPENDED			Write '1' to disable interrupt for event SUSPENDED
				Generated just after ACK bit has been transferred in a
				read transaction, and only if SUSPEND has been requested
				earlier.
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.27.8.15 ERRORSRC

Address offset: 0x4C4

Error source

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
				A new byte was received before previous byte got read by
				software from the RXD register. (Previous data is lost)
		NotPresent	0	Read: no overrun occured
		Present	1	Read: overrun occured
В	RW ANACK			NACK received after sending the address (write '1' to clear)
		NotPresent	0	Read: error not present
		Present	1	Read: error present
С	RW DNACK			NACK received after sending a data byte (write '1' to clear)
		NotPresent	0	Read: error not present
		Present	1	Read: error present






#### 6.27.8.16 ENABLE

Address offset: 0x500

Enable TWI



#### 6.27.8.17 PSEL.SCL

Address offset: 0x508 Pin select for SCL

Bit r	umber		31 30 29 28 27 20	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID		С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.27.8.18 PSEL.SDA

Address offset: 0x50C Pin select for SDA

Bit r	t number		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.27.8.19 RXD

Address offset: 0x518

**RXD** register






A R RXD	RXD register
ID Acce Field	
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

#### 6.27.8.20 TXD

Address offset: 0x51C

TXD register



#### 6.27.8.21 FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.

Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	17 1	16 1	L5 1	L4 1	L3 1	L2 1	111	.0 9	9 8	3 7	' 6	5	4	3	2	1 0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A ,	Α.	Α.	A .	A .	A .	Α.	Δ /	4 Α	λ Δ	, Δ	. A	Α	Α	A	АА
Rese	t 0x04000000		0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0	0	0	0	0	0	0 0
ID																																
Α	RW FREQUENCY										ΤV	/I n	nast	ter	clo	ck fr	eq	uer	псу													
		K100	0x	019	980	000	)				10	0 k	bps																			
		K250	0x	040	000	000	)				25	0 k	bps																			
		K400	0x	066	5800	000	)				40	0 k	bps	(ac	tua	ıl ra	te 4	110	.25	6 k	dd	s)										

#### 6.27.8.22 ADDRESS

Address offset: 0x588

Address used in the TWI transfer

Bit n	umber	31 30	29	28 2	7 26	6 25	24	23 2	22 2	21 2	0 19	18	17	16	15	14 1	3 1	2 11	. 10	9	8	7	6	5 4	4 3	2	1	0
ID																							A	Δ ,	4 4	A	Α	Α
Rese	t 0x00000000	0 0	0	0 (	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0 (	0 (	0	0	0
ID								Des																				
Α	RW ADDRESS							Add	Ires	s us	ed i	n th	ne T	wı	tra	nsfe	er											_



# 6.27.9 Electrical specification

# 6.27.9.1 TWI interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
$f_{TWI,SCL}$	Bit rates for TWI <sup>33</sup>	100		400	kbps
t <sub>TWI,START</sub>	Time from STARTRX/STARTTX task to transmission started		1.5		μs

# 6.27.9.2 Two Wire Interface (TWI) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>TWI,SU_DAT</sub>	Data setup time before positive edge on SCL – all modes	300			ns
$t_{TWI,HD\_DAT}$	Data hold time after negative edge on SCL – all modes	500			ns
$t_{TWI,HD\_STA,100kbps}$	TWI master hold time for START and repeated START	10000			ns
	condition, 100 kbps				
$t_{TWI,HD\_STA,250kbps}$	TWI master hold time for START and repeated START	4000			ns
	condition, 250kbps				
$t_{TWI,HD\_STA,400kbps}$	TWI master hold time for START and repeated START	2500			ns
	condition, 400 kbps				
$t_{TWI,SU\_STO,100kbps}$	TWI master setup time from SCL high to STOP condition, 100	5000			ns
	kbps				
$t_{TWI,SU\_STO,250kbps}$	TWI master setup time from SCL high to STOP condition, 250	2000			ns
	kbps				
$t_{TWI,SU\_STO,400kbps}$	TWI master setup time from SCL high to STOP condition, 400	1250			ns
	kbps				
$t_{\text{TWI},\text{BUF},100\text{kbps}}$	TWI master bus free time between STOP and START	5800			ns
	conditions, 100 kbps				
t <sub>TWI,BUF,250kbps</sub>	TWI master bus free time between STOP and START	2700			ns
	conditions, 250 kbps				
t <sub>TWI,BUF,400kbps</sub>	TWI master bus free time between STOP and START	2100			ns
	conditions, 400 kbps				




Figure 155: TWI timing diagram, 1 byte transaction

# 6.28 TIMER — Timer/counter

The TIMER can operate in two modes: timer and counter.



High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 156: Block schematic for timer/counter

The timer/counter runs on the high-frequency clock source (HFCLK) and includes a four-bit (1/2X) prescaler that can divide the timer input clock from the HFCLK controller. Clock source selection between PCLK16M and PCLK1M is automatic according to TIMER base frequency set by the prescaler. The TIMER base frequency is always given as 16 MHz divided by the prescaler value.

The PPI system allows a TIMER event to trigger a task of any other system peripheral of the device. The PPI system also enables the TIMER task/event features to generate periodic output and PWM signals to any GPIO. The number of input/outputs used at the same time is limited by the number of GPIOTE channels.

The TIMER can operate in two modes, Timer mode and Counter mode. In both modes, the TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed, the timer will continue from the value it had prior to being stopped.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency  $f_{\text{TIMER}}$  as illustrated in Block schematic for timer/counter on page 441. The timer frequency is derived from PCLK16M as shown below, using the values specified in the PRESCALER register:

```
f<sub>TIMER</sub> = 16 MHz / (2<sup>PRESCALER</sup>)
```

When  $f_{TIMER} \le 1$  MHz the TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.

In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, that is, the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in the BITMODE on page 446 register.

PRESCALER on page 446 and the BITMODE on page 446 must only be updated when the timer is stopped. If these registers are updated while the TIMER is started then this may result in unpredictable behavior.

When the timer is incremented beyond its maximum value the Counter register will overflow and the TIMER will automatically start over from zero.

NORDIC\*

The Counter register can be cleared, that is, its internal value set to zero explicitly, by triggering the CLEAR task.

The TIMER implements multiple capture/compare registers.

Independent of prescaler setting the accuracy of the TIMER is equivalent to one tick of the timer frequency  $f_{\text{TIMER}}$  as illustrated in Block schematic for timer/counter on page 441.

#### 6.28.1 Capture

The TIMER implements one capture task for every available capture/compare register.

Every time the CAPTURE[n] task is triggered, the Counter value is copied to the CC[n] register.

#### 6.28.2 Compare

The TIMER implements one COMPARE event for every available capture/compare register.

A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

BITMODE on page 446 specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

#### 6.28.3 Task delays

After the TIMER is started, the CLEAR task, COUNT task and the STOP task will guarantee to take effect within one clock cycle of the PCLK16M.

#### 6.28.4 Task priority

If the START task and the STOP task are triggered at the same time, that is, within the same period of PCLK16M, the STOP task will be prioritized.

# 6.28.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40008000	TIMER	TIMER0	Timer 0	This timer instance has 4 CC registers
				(CC[03])
0x40009000	TIMER	TIMER1	Timer 1	This timer instance has 4 CC registers
				(CC[03])
0x4000A000	TIMER	TIMER2	Timer 2	This timer instance has 4 CC registers
				(CC[03])
0x4001A000	TIMER	TIMER3	Timer 3	This timer instance has 6 CC registers
				(CC[05])
0x4001B000	TIMER	TIMER4	Timer 4	This timer instance has 6 CC registers
				(CC[05])

Table 115: Instances

Register	Offset	Description
TASKS_START	0x000	Start Timer
TASKS_STOP	0x004	Stop Timer
TASKS_COUNT	0x008	Increment Timer (Counter mode only)
TASKS_CLEAR	0x00C	Clear time



Register	Offset	Description	
TASKS_SHUTDOWN	0x010	Shut down timer	Deprecated
TASKS_CAPTURE[0]	0x040	Capture Timer value to CC[0] register	
TASKS_CAPTURE[1]	0x044	Capture Timer value to CC[1] register	
TASKS_CAPTURE[2]	0x048	Capture Timer value to CC[2] register	
TASKS_CAPTURE[3]	0x04C	Capture Timer value to CC[3] register	
TASKS_CAPTURE[4]	0x050	Capture Timer value to CC[4] register	
TASKS_CAPTURE[5]	0x054	Capture Timer value to CC[5] register	
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match	
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match	
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match	
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match	
EVENTS_COMPARE[4]	0x150	Compare event on CC[4] match	
EVENTS_COMPARE[5]	0x154	Compare event on CC[5] match	
SHORTS	0x200	Shortcuts between local events and tasks	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
MODE	0x504	Timer mode selection	
BITMODE	0x508	Configure the number of bits used by the TIMER	
PRESCALER	0x510	Timer prescaler register	
CC[0]	0x540	Capture/Compare register 0	
CC[1]	0x544	Capture/Compare register 1	
CC[2]	0x548	Capture/Compare register 2	
CC[3]	0x54C	Capture/Compare register 3	
CC[4]	0x550	Capture/Compare register 4	
CC[5]	0x554	Capture/Compare register 5	

Table 116: Register overview

# 6.28.5.1 TASKS\_START

Address offset: 0x000


**Start Timer** 

Bit n	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_START			Start Timer
		Trigger	1	Trigger task

## 6.28.5.2 TASKS\_STOP

Address offset: 0x004

**Stop Timer** 






#### 6.28.5.3 TASKS\_COUNT

Address offset: 0x008

Increment Timer (Counter mode only)



#### 6.28.5.4 TASKS CLEAR


Address offset: 0x00C

Clear time

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_CLEAR			Clear time
		Trigger	1	Trigger task


#### 6.28.5.5 TASKS\_SHUTDOWN ( Deprecated )

Address offset: 0x010 Shut down timer



#### 6.28.5.6 TASKS\_CAPTURE[n] (n=0..5)

Address offset:  $0x040 + (n \times 0x4)$ Capture Timer value to CC[n] register




# 6.28.5.7 EVENTS\_COMPARE[n] (n=0..5)

Address offset:  $0x140 + (n \times 0x4)$ 



#### Compare event on CC[n] match



#### 6.28.5.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A-F RW COMPARE[i]_CLEAR		Shortcut between event COMPARE[i] and task CLEAR
(i=05)		
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut
G-L RW COMPARE[i]_STOP		Shortcut between event COMPARE[i] and task STOP
(i=05)		
Disabled	0	Disable shortcut
Enabled	1	Enable shortcut

#### 6.28.5.9 INTENSET

Address offset: 0x304

Enable interrupt

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		FEDCBA
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A-F RW COMPARE[i] (i=05)		Write '1' to enable interrupt for event COMPARE[i]
Set	1	Enable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

#### 6.28.5.10 INTENCLR

Address offset: 0x308

Disable interrupt



Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			FEDCBA
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A-F RW COMPARE[i] (i=05)			Write '1' to disable interrupt for event COMPARE[i]
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

#### 6.28.5.11 MODE

Address offset: 0x504
Timer mode selection

Bit r	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ID					АА
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
ID					
Α	RW MODE			Timer mode	
	Timer		0	Select Timer mode	
		Counter	1	Select Counter mode	Deprecated
		LowPowerCounter	2	Select Low Power Counter mode	

#### 6.28.5.12 BITMODE

Address offset: 0x508

Configure the number of bits used by the TIMER

Bit number		31 30 2	29 28 27 26 25	24 23 2	22 21 20	0 19 1	L8 17	16	15 1	4 13	12 13	1 10	9	8 7	6	5	4	3	2 1	. 0
ID																			A	A
Reset 0x0000	0000	0 0	0 0 0 0	0 0	0 0 0	0	0 0	0	0 0	0	0 0	0	0	0 (	0	0	0	0 (	0 (	0
ID Acce Fi																				
A RW BI	TMODE			Tim	er bit w	vidth														
	16Bit	0		16 l	bit time	r bit	widtl	h												
	08Bit	1		8 bi	it timer	bit w	idth													
	24Bit	2		24 I	bit time	r bit	widtl	n												
	32Bit	3		32 I	bit time	r bit	widtl	h												

#### 6.28.5.13 PRESCALER

Address offset: 0x510
Timer prescaler register


_	RW PRESCALER	[09]	Prescaler value
ID			Description
Rese	et 0x00000004	0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID			АААА
Bit r	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

# 6.28.5.14 CC[n] (n=0..5)

Address offset:  $0x540 + (n \times 0x4)$ 



#### Capture/Compare register n



# $6.29 \text{ TWIM} - I^2 \text{C}$ compatible two-wire interface master with EasyDMA

TWI master with EasyDMA (TWIM) is a two-wire half-duplex master which can communicate with multiple slave devices connected to the same bus

Listed here are the main features for TWIM:

- I<sup>2</sup>C compatible
- Supported baud rates: 100, 250, 400 kbps
- Support for clock stretching (non I<sup>2</sup>C compliant)
- EasyDMA

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. TWIM is not compatible with CBUS.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.






Figure 157: TWI master with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see A typical TWI setup comprising one master and three slaves on page 448. This TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported.



Figure 158: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. Note that the SCK pulse following a stretched clock cycle may be shorter than specified by the I2C specification.

The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task. The TWI master will generate a STOPPED event when it has stopped following a STOP task. The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.

After the TWI master is started, the STARTTX task or the STARTRX task should not be triggered again before the TWI master has stopped, i.e. following a LASTRX, LASTTX or STOPPED event.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

# 6.29.1 EasyDMA

The TWIM implements EasyDMA for accessing RAM without CPU involvement.

The TWIM peripheral implements the following EasyDMA channels:



Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 117: TWIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 43.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

#### 6.29.2 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes found in the transmit buffer located in RAM at the address specified in the TXD.PTR register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave.

A typical TWI master write sequence is illustrated in TWI master writing data to a slave on page 449. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect; this event can be used to synchronize the software.




Figure 159: TWI master writing data to a slave

The TWI master will generate a LASTTX event when it starts to transmit the last byte, this is illustrated in TWI master writing data to a slave on page 449

The TWI master is stopped by triggering the STOP task, this task should be triggered during the transmission of the last byte to secure that the TWI will stop as fast as possible after sending the last byte. It is safe to use the shortcut between LASTTX and STOP to accomplish this.



Note that the TWI master does not stop by itself when the whole RAM buffer has been sent, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.

## 6.29.3 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

Data received will be stored in RAM at the address specified in the RXD.PTR register. The TWI master will generate an ACK after all but the last byte received from the slave. The TWI master will generate a NACK after the last byte received to indicate that the read sequence shall stop.

A typical TWI master read sequence is illustrated in The TWI master reading data from a slave on page 451. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect; this event can be used to synchronize the software.

The TWI master will generate a LASTRX event when it is ready to receive the last byte, this is illustrated in The TWI master reading data from a slave on page 451. If RXD.MAXCNT > 1 the LASTRX event is generated after sending the ACK of the previously received byte. If RXD.MAXCNT = 1 the LASTRX event is generated after receiving the ACK following the address and READ bit.

The TWI master is stopped by triggering the STOP task, this task must be triggered before the NACK bit is supposed to be transmitted. The STOP task can be triggered at any time during the reception of the last byte. It is safe to use the shortcut between LASTRX and STOP to accomplish this.

Note that the TWI master does not stop by itself when the RAM buffer is full, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.






Figure 160: The TWI master reading data from a slave

#### 6.29.4 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave. This example uses shortcuts to perform the simplest type of repeated start sequence, i.e. one write followed by one read. The same approach can be used to perform a repeated start sequence where the sequence is read followed by write.

The figure A repeated start sequence, where the TWI master writes two bytes followed by reading 4 bytes from the slave on page 451 illustrates this:




Figure 161: A repeated start sequence, where the TWI master writes two bytes followed by reading 4 bytes from the slave

If a more complex repeated start sequence is needed and the TWI firmware drive is serviced in a low priority interrupt it may be necessary to use the SUSPEND task and SUSPENDED event to guarantee that the correct tasks are generated at the correct time. This is illustrated in A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts on page 452.






Figure 162: A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts

#### 6.29.5 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

## 6.29.6 Master mode pin configuration

The SCL and SDA signals associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN\_CNF[n] register. PSEL.SCL, PSEL.SDA must only be configured when the TWI master is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 452.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	SOD1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 118: GPIO configuration before enabling peripheral

# 6.29.7 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	TWIM	TWIM0	Two-wire interface master 0	
0x40004000	TWIM	TWIM1	Two-wire interface master 1	

*Table 119: Instances* 




Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction. Must be issued while the TWI master is not suspended.
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_SUSPENDED	0x148	Last byte has been sent out after the SUSPEND task has been issued, TWI traffic is now
		suspended.
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_LASTRX	0x15C	Byte boundary, starting to receive the last byte
EVENTS_LASTTX	0x160	Byte boundary, starting to transmit the last byte
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWIM
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS	0x588	Address used in the TWI transfer

Table 120: Register overview

## 6.29.7.1 TASKS\_STARTRX

Address offset: 0x000

Start TWI receive sequence



## 6.29.7.2 TASKS\_STARTTX

Address offset: 0x008

Start TWI transmit sequence



Bit n	umb	er		31 30 29 28	27 26	25 24	23 2	2 21 2	0 19	18 17	16 1	.5 14	13 1	12 11	10	9 8	7	6	5	4 3	2	1
ID																						
Rese	t OxC	0000000		0 0 0 0	0 0	0 0	0 0	0 0	0	0 0	0 (	0 0	0	0 0	0	0 0	0	0	0	0 0	0	0
ID																						
Α	A W TASKS_STARTTX						Start TWI transmit sequence															
			Trigger					er tas														

## 6.29.7.3 TASKS\_STOP

Address offset: 0x014

Stop TWI transaction. Must be issued while the TWI master is not suspended.

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STOP			Stop TWI transaction. Must be issued while the TWI master
				is not suspended.
		Trigger	1	Trigger task

# 6.29.7.4 TASKS\_SUSPEND

Address offset: 0x01C
Suspend TWI transaction

Bit n	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Α
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_SUSPEND			Suspend TWI transaction
		Trigger	1	Trigger task

# 6.29.7.5 TASKS\_RESUME

Address offset: 0x020
Resume TWI transaction

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_RESUME			Resume TWI transaction
		Trigger	1	Trigger task

## 6.29.7.6 EVENTS\_STOPPED

Address offset: 0x104

TWI stopped



Bit number	31 30 29	9 28 27 26 25 24 23 22 2	21 20 19 18 17 16	5 15 14 13 12 11 10	9876	5 5 4 3 2 1 0
ID						А
Reset 0x00000000	0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0	000000
ID Acce Field Value						
A RW EVENTS_STOPPED		TWI sto	opped			
NotG	enerated 0	Event r	not generated			
Gene	rated 1	Event g	generated			

## 6.29.7.7 EVENTS\_ERROR

Address offset: 0x124

TWI error

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_ERROR			TWI error
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.29.7.8 EVENTS\_SUSPENDED

Address offset: 0x148


Last byte has been sent out after the SUSPEND task has been issued, TWI traffic is now suspended.

Bit n	umber		31	30 2	29 2	28 2	7 2	6 2	5 2	4 2	23 2	22 2	21 2	20	19	18	17	16	5 1!	5 1	4 1	3 1	2 1	1 1	0 9	9 8	3 7	7 (	5 5	5 .	4 3	3 2	1	0
ID																																		Α
Rese	t 0x00000000		0	0	0	0 (	0 0	) (	) (	0 (	0 (	0	0	0	0	0	0	0	0	C	(	) (	) (	) (	) (	0 (	) (	) (	) (	0	0 0	0	0	0
ID																																		
Α	RW EVENTS_SUSPENDED									L	.ast	by	/te	ha	s b	ee	n s	ent	οι	ıt a	fte	r t	ne :	SUS	PE	ND	tas	k h	ias					
										b	ee	n is	ssu	ed	, T	WI	tra	ffic	is	no	w s	sus	per	ıde	d.									
		NotGenerated	0							E	vei	nt r	not	ge	ene	erat	ed																	

## 6.29.7.9 EVENTS\_RXSTARTED

Address offset: 0x14C

Receive sequence started



## 6.29.7.10 EVENTS\_TXSTARTED

Address offset: 0x150

Transmit sequence started



Bit number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_TXSTARTED			Transmit sequence started
	NotGenerated	0	Event not generated
	Generated	1	Event generated

# 6.29.7.11 EVENTS\_LASTRX

Address offset: 0x15C

Byte boundary, starting to receive the last byte

Bit n	umber		31	30	29	28 2	27 2	6 25	5 2	4 2	3 22	2 21	1 20	19	18	17 1	.6 1	5 14	4 13	12	11	10 9	8	7	6	5	4	3	2	1 0
ID																														Α
Rese	t 0x00000000		0	0	0	0	0 (	0 0	) (	0	0	0	0	0	0	0	0 (	0	0	0	0	0 (	0	0	0	0	0	0	0 (	0 0
ID																														
Α	RW EVENTS_LASTRX									В	yte	bo	und	lary,	sta	rtin	g to	re	eiv	e th	e la	st b	yte							
		NotGenerated	0							E۱	ven	t no	ot g	ene	rate	ed														
		Generated	1							E	ven	t ge	ene	rate	d															

# 6.29.7.12 EVENTS\_LASTTX

Address offset: 0x160

Byte boundary, starting to transmit the last byte

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_LASTTX			Byte boundary, starting to transmit the last byte
		NotGenerated	0	Event not generated
		Generated	1	Event generated

#### 6.29.7.13 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW LASTTX_STARTRX			Shortcut between event LASTTX and task STARTRX
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
B RW LASTTX_SUSPEND			Shortcut between event LASTTX and task SUSPEND
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
C RW LASTTX_STOP			Shortcut between event LASTTX and task STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut





Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			F E D C B A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
D RW LASTRX_STARTTX			Shortcut between event LASTRX and task STARTTX
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
E RW LASTRX_SUSPEND			Shortcut between event LASTRX and task SUSPEND
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut
F RW LASTRX_STOP			Shortcut between event LASTRX and task STOP
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut

## 6.29.7.14 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit r	umber		31 30 29 28 27	26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					JI H G F D A
Rese	et 0x00000000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW STOPPED				Enable or disable interrupt for event STOPPED
		Disabled	0		Disable
		Enabled	1		Enable
D	RW ERROR				Enable or disable interrupt for event ERROR
		Disabled	0		Disable
		Enabled	1		Enable
F	RW SUSPENDED				Enable or disable interrupt for event SUSPENDED
		Disabled	0		Disable
		Enabled	1		Enable
G	RW RXSTARTED				Enable or disable interrupt for event RXSTARTED
		Disabled	0		Disable
		Enabled	1		Enable
Н	RW TXSTARTED				Enable or disable interrupt for event TXSTARTED
		Disabled	0		Disable
		Enabled	1		Enable
1	RW LASTRX				Enable or disable interrupt for event LASTRX
		Disabled	0		Disable
		Enabled	1		Enable
J	RW LASTTX				Enable or disable interrupt for event LASTTX
		Disabled	0		Disable
		Enabled	1		Enable

## 6.29.7.15 INTENSET

Address offset: 0x304

Enable interrupt



Bit r	umber		31 30 29 28 27 26 25	$24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
ID				J I H G F D A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ERROR			Write '1' to enable interrupt for event ERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SUSPENDED			Write '1' to enable interrupt for event SUSPENDED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW RXSTARTED			Write '1' to enable interrupt for event RXSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW TXSTARTED			Write '1' to enable interrupt for event TXSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW LASTRX			Write '1' to enable interrupt for event LASTRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW LASTTX			Write '1' to enable interrupt for event LASTTX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.29.7.16 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			J I H G F D A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW STOPPED			Write '1' to disable interrupt for event STOPPED
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
D RW ERROR			Write '1' to disable interrupt for event ERROR
	Clear	1	Disable
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled
F RW SUSPENDED			Write '1' to disable interrupt for event SUSPENDED
	Clear	1	Disable
	Disabled	0	Read: Disabled





Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			J	II HGF D A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Enabled	1	Read: Enabled
G	RW RXSTARTED			Write '1' to disable interrupt for event RXSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW TXSTARTED			Write '1' to disable interrupt for event TXSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
1	RW LASTRX			Write '1' to disable interrupt for event LASTRX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW LASTTX			Write '1' to disable interrupt for event LASTTX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.29.7.17 ERRORSRC

Address offset: 0x4C4

Error source

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
				A new byte was received before previous byte got
				transferred into RXD buffer. (Previous data is lost)
		NotReceived	0	Error did not occur
		Received	1	Error occurred
В	RW ANACK			NACK received after sending the address (write '1' to clear)
		NotReceived	0	Error did not occur
		Received	1	Error occurred
С	RW DNACK			NACK received after sending a data byte (write '1' to clear)
		NotReceived	0	Error did not occur
		Received	1	Error occurred

## 6.29.7.18 ENABLE

Address offset: 0x500

**Enable TWIM** 



Bit r	umber		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ENABLE			Enable or disable TWIM
		Disabled	0	Disable TWIM
		Enabled	6	Enable TWIM

#### 6.29.7.19 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal

Bit r	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.29.7.20 PSEL.SDA


Address offset: 0x50C Pin select for SDA signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	t OxFFFFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.29.7.21 FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.








#### 6.29.7.22 RXD.PTR

Address offset: 0x534

Data pointer




**Note:** See the memory chapter for details about which memories are available for EasyDMA.

#### 6.29.7.23 RXD.MAXCNT

Address offset: 0x538


Maximum number of bytes in receive buffer



#### 6.29.7.24 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction



#### 6.29.7.25 RXD.LIST

Address offset: 0x540 EasyDMA list type

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		ААА
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list






#### 6.29.7.26 TXD.PTR

Address offset: 0x544

Data pointer




**Note:** See the memory chapter for details about which memories are available for EasyDMA.

#### 6.29.7.27 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer



#### 6.29.7.28 TXD.AMOUNT

Address offset: 0x54C


Number of bytes transferred in the last transaction

		of NACK error, includes the NACK'ed byte.
A R AMOUNT	[10xFFFF]	Number of bytes transferred in the last transaction. In case
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### 6.29.7.29 TXD.LIST

Address offset: 0x550 EasyDMA list type

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		ААА
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list






#### 6.29.7.30 ADDRESS

Address offset: 0x588

Address used in the TWI transfer



A RW ADDRESS Address used in the TWI transfer

# 6.29.8 Electrical specification

# 6.29.8.1 TWIM interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>TWIM,SCL</sub>	Bit rates for TWIM <sup>34</sup>	100		400	kbps
t <sub>TWIM,START</sub>	Time from STARTRX/STARTTX task to transmission started		1.5		μs

## 6.29.8.2 Two Wire Interface Master (TWIM) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>TWIM,SU_DAT</sub>	Data setup time before positive edge on SCL – all modes	300			ns
t <sub>TWIM,HD_DAT</sub>	Data hold time after negative edge on SCL – all modes	500			ns
$t_{TWIM,HD\_STA,100kbps}$	TWIM master hold time for START and repeated START	9937.5			ns
	condition, 100 kbps				
$t_{TWIM,HD\_STA,250kbps}$	TWIM master hold time for START and repeated START	3937.5			ns
	condition, 250kbps				
$t_{TWIM,HD\_STA,400kbps}$	TWIM master hold time for START and repeated START	2437.5			ns
	condition, 400 kbps				
$t_{TWIM,SU\_STO,100kbps}$	TWIM master setup time from SCL high to STOP condition,	5000			ns
	100 kbps				
t <sub>TWIM</sub> ,SU_STO,250kbps	TWIM master setup time from SCL high to STOP condition,	2000			ns
	250 kbps				
$t_{TWIM,SU\_STO,400kbps}$	TWIM master setup time from SCL high to STOP condition,	1250			ns
	400 kbps				
t <sub>TWIM,BUF,100kbps</sub>	TWIM master bus free time between STOP and START	5800			ns
	conditions, 100 kbps				
t <sub>TWIM,BUF,250kbps</sub>	TWIM master bus free time between STOP and START	2700			ns
	conditions, 250 kbps				
t <sub>TWIM,BUF,400kbps</sub>	TWIM master bus free time between STOP and START	2100			ns
	conditions, 400 kbps				



High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 163: TWIM timing diagram, 1 byte transaction

# 6.29.9 Pullup resistor




Figure 164: Recommended TWIM pullup value vs. line capacitance

- The I2C specification allows a line capacitance of 400 pF at most.
- The value of internal pullup resistor (R<sub>PU</sub>) for nRF52833 can be found in GPIO General purpose input/output on page 137.

# $6.30 \text{ TWIS} - I^2 \text{C}$ compatible two-wire interface slave with EasyDMA

TWI slave with EasyDMA (TWIS) is compatible with I<sup>2</sup>C operating at 100 kHz and 400 kHz. The TWI transmitter and receiver implement EasyDMA.

NORDIC




Figure 165: TWI slave with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see A typical TWI setup comprising one master and three slaves on page 465. TWIS is only able to operate with a single master on the TWI bus.



Figure 166: A typical TWI setup comprising one master and three slaves

The TWI slave state machine is illustrated in TWI slave state machine on page 466 and TWI slave state machine symbols on page 466 is explaining the different symbols used in the state machine.






Figure 167: TWI slave state machine

Symbol	Туре	Description
ENABLE	Register	The TWI slave has been enabled via the ENABLE register
PREPARETX	Task	The TASKS_PREPARETX task has been triggered
STOP	Task	The TASKS_STOP task has been triggered
PREPARERX	Task	The TASKS_PREPARERX task has been triggered
STOPPED	Event	The EVENTS_STOPPED event was generated
RXSTARTED	Event	The EVENTS_RXSTARTED event was generated
TXSTARTED	Event	The EVENTS_TXSTARTED event was generated
TX prepared	Internal	Internal flag indicating that a TASKS_PREPARETX task has been triggered. This flag is not visible to the
		user.
RX prepared	Internal	Internal flag indicating that a TASKS_PREPARERX task has been triggered. This flag is not visible to the
		user.
Unprepare TX	Internal	Clears the internal 'TX prepared' flag until next TASKS_PREPARETX task.
Unprepare RX	Internal	Clears the internal 'RX prepared' flag until next TASKS_PREPARERX task.
Stop sequence	TWI protocol	A TWI stop sequence was detected
Restart sequence	TWI protocol	A TWI restart sequence was detected

Table 121: TWI slave state machine symbols

The TWI slave supports clock stretching performed by the master.

The TWI slave operates in a low power mode while waiting for a TWI master to initiate a transfer. As long as the TWI slave is not addressed, it will remain in this low power mode.

NORDIC

To secure correct behaviour of the TWI slave, PSEL.SCL, PSEL.SDA, CONFIG and the ADDRESS[n] registers, must be configured prior to enabling the TWI slave through the ENABLE register. Similarly, changing these settings must be performed while the TWI slave is disabled. Failing to do so may result in unpredictable behaviour.

#### 6.30.1 EasyDMA

The TWIS implements EasyDMA for accessing RAM without CPU involvement.

The TWIS peripheral implements the following EasyDMA channels:

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 122: TWIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 43.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

#### 6.30.2 TWI slave responding to a read command

Before the TWI slave can respond to a read command the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled the TWI slave will be in its IDLE state where it will consume  $I_{\rm IDLE}$ .

A read command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the TWI slave.

The TWI slave is able to listen for up to two addresses at the same time. Which addresses to listen for is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the read command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a READ event when it acknowledges the read command.

The TWI slave is only able to detect a read command from the IDLE state.

The TWI slave will set an internal 'TX prepared' flag when the PREPARETX task is triggered.

When the read command is received the TWI slave will enter the TX state if the internal 'TX prepared' flag is set.

If the internal 'TX prepared' flag is not set when the read command is received, the TWI slave will stretch the master's clock until the PREPARETX task is triggered and the internal 'TX prepared' flag is set.

The TWI slave will generate the TXSTARTED event and clear the 'TX prepared' flag ('unprepare TX') when it enters the TX state. In this state the TWI slave will send the data bytes found in the transmit buffer to the master using the master's clock. The TWI slave will consume  $I_{TX}$  in this mode.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the TX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the 'TX prepared' flag ('unprepare TX') and go back to the IDLE state when it has stopped.



The transmit buffer is located in RAM at the address specified in the TXD.PTR register. The TWI slave will only be able to send TXD.MAXCNT bytes from the transmit buffer for each transaction. If the TWI master forces the slave to send more than TXD.MAXCNT bytes, the slave will send the byte specified in the ORC register to the master instead. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see TXD.PTR etc., are latched when the TXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the 'TX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 470.

Each byte sent from the slave will be followed by an ACK/NACK bit sent from the master. The TWI master will generate a NACK following the last byte that it wants to receive to tell the slave to release the bus so that the TWI master can generate the stop condition. The TXD.AMOUNT register can be queried after a transaction to see how many bytes were sent.

A typical TWI slave read command response is illustrated in The TWI slave responding to a read command on page 468. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 168: The TWI slave responding to a read command

# 6.30.3 TWI slave responding to a write command

Before the TWI slave can respond to a write command the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled the TWI slave will be in its IDLE state where it will consume  $I_{\rm IDLE}$ .

A write command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the slave.

The TWI slave is able to listen for up to two addresses at the same time. Which addresses to listen for is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the write command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a WRITE event if it acknowledges the write command.

The TWI slave is only able to detect a write command from the IDLE state.

The TWI slave will set an internal 'RX prepared' flag when the PREPARERX task is triggered.



When the write command is received the TWI slave will enter the RX state if the internal 'RX prepared' flag is set.

If the internal 'RX prepared' flag is not set when the write command is received, the TWI slave will stretch the master's clock until the PREPARERX task is triggered and the internal 'RX prepared' flag is set.

The TWI slave will generate the RXSTARTED event and clear the internal 'RX prepared' flag ('unprepare RX') when it enters the RX state. In this state the TWI slave will be able to receive the bytes sent by the TWI master. The TWI slave will consume  $I_{RX}$  in this mode.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the RX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the internal 'RX prepared' flag ('unprepare RX') and go back to the IDLE state when it has stopped.

The receive buffer is located in RAM at the address specified in the TXD.PTR register. The TWI slave will only be able to receive as many bytes as specified in the RXD.MAXCNT register. If the TWI master tries to send more bytes to the slave than the slave is able to receive, these bytes will be discarded and the bytes will be NACKed by the slave. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see RXD.PTR etc., are latched when the RXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the internal 'RX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 470.

The TWI slave will generate an ACK after every byte received from the master. The RXD.AMOUNT register can be queried after a transaction to see how many bytes were received.

A typical TWI slave write command response is illustrated in The TWI slave responding to a write command on page 469. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 169: The TWI slave responding to a write command

# 6.30.4 Master repeated start sequence

An example of a repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave.

This is illustrated in A repeated start sequence, where the TWI master writes two bytes followed by reading four bytes from the slave on page 470.

It is here assumed that the receiver does not know in advance what the master wants to read, and that this information is provided in the first two bytes received in the write part of the repeated start sequence. To guarantee that the CPU is able to process the received data before the TWI slave starts to reply to the read command, the SUSPEND task is triggered via a shortcut from the READ event generated when the read command is received. When the CPU has processed the incoming data and prepared the correct data response, the CPU will resume the transaction by triggering the RESUME task.




Figure 170: A repeated start sequence, where the TWI master writes two bytes followed by reading four bytes from the slave

## 6.30.5 Terminating an ongoing TWI transaction

In some situations, e.g. if the external TWI master is not responding correctly, it may be required to terminate an ongoing transaction.

This can be achieved by triggering the STOP task. In this situation a STOPPED event will be generated when the TWI has stopped independent of whether or not a STOP condition has been generated on the TWI bus. The TWI slave will release the bus when it has stopped and go back to its IDLE state.

# 6.30.6 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

# 6.30.7 Slave mode pin configuration

The SCL and SDA signals associated with the TWI slave are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI slave is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN\_CNF[n] register. PSEL.SCL and PSEL.SDA must only be configured when the TWI slave is disabled.

To secure correct signal levels on the pins used by the TWI slave when the system is in OFF mode, and when the TWI slave is disabled, these pins must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 471.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.



TWI slave signal	TWI slave pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	SOD1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 123: GPIO configuration before enabling peripheral

# 6.30.8 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	TWIS	TWIS0	Two-wire interface slave 0	
0x40004000	TWIS	TWIS1	Two-wire interface slave 1	

Table 124: Instances

Register	Offset	Description
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
TASKS_PREPARERX	0x030	Prepare the TWI slave to respond to a write command
TASKS_PREPARETX	0x034	Prepare the TWI slave to respond to a read command
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_WRITE	0x164	Write command received
EVENTS_READ	0x168	Read command received
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4D0	Error source
MATCH	0x4D4	Status register indicating which address had a match
ENABLE	0x500	Enable TWIS
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
RXD.PTR	0x534	RXD Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in RXD buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last RXD transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	TXD Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in TXD buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last TXD transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS[0]	0x588	TWI slave address 0
ADDRESS[1]	0x58C	TWI slave address 1
CONFIG	0x594	Configuration register for the address match mechanism
ORC	0x5C0	Over-read character. Character sent out in case of an over-read of the transmit buffer.


Table 125: Register overview

# 6.30.8.1 TASKS\_STOP

Address offset: 0x014



#### Stop TWI transaction



## 6.30.8.2 TASKS\_SUSPEND

Address offset: 0x01C
Suspend TWI transaction

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID				
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_SUSPEND			Suspend TWI transaction
		Trigger	1	Trigger task

## 6.30.8.3 TASKS\_RESUME

Address offset: 0x020
Resume TWI transaction

Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field			Description
A W TASKS_RESUME			Resume TWI transaction
	Trigger	1	Trigger task

#### 6.30.8.4 TASKS\_PREPARERX

Address offset: 0x030

Prepare the TWI slave to respond to a write command

Bit n	umber		31 30 29 28 27 26 25 24	<sup>4</sup> 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_PREPARERX			Prepare the TWI slave to respond to a write command
		Trigger	1	Trigger task

472

## 6.30.8.5 TASKS\_PREPARETX

Address offset: 0x034

Prepare the TWI slave to respond to a read command



Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
ID				А									
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									
ID													
Α	W TASKS_PREPARETX		Prepare the TWI slave to respond to a read command										
		Trigger	1	Trigger task									

## 6.30.8.6 EVENTS\_STOPPED

Address offset: 0x104

TWI stopped

Bit n	umber		31 30 29 28 27 26 25 24	$23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_STOPPED			TWI stopped
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.30.8.7 EVENTS\_ERROR

Address offset: 0x124

TWI error

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_ERROR			TWI error
		NotGenerated	0	Event not generated
		Generated	1	Event generated

## 6.30.8.8 EVENTS\_RXSTARTED

Address offset: 0x14C

Receive sequence started

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_RXSTARTED			Receive sequence started
		NotGenerated	0	Event not generated

Event generated

# 6.30.8.9 EVENTS\_TXSTARTED

Address offset: 0x150

Transmit sequence started



4452\_021 v1.0 473

Generated

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_TXSTARTED			Transmit sequence started
	NotGenerated	0	Event not generated
	Generated	1	Event generated

# 6.30.8.10 EVENTS\_WRITE

Address offset: 0x164
Write command received

Bit n	umber		31	30	29	28 2	27 2	6 2	5 24	4 23	3 22	2 21	L 20	19	18	17	16	15 1	4 1	3 1	2 11	10	9	8 7	7 6	5 5	4	3	2	1 0
ID																														А
Rese	t 0x00000000		0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0 (	) (	0	0	0	0	0 0
ID																														
Α	RW EVENTS_WRITE									W	/rite	e co	mn	nan	d re	ecei	vec	ł												
		NotGenerated	0							E۱	ven	t no	ot g	ene	erat	ed														
		Generated	1							E۱	ven	t ge	enei	rate	d															

# 6.30.8.11 EVENTS\_READ

Address offset: 0x168
Read command received

Bit number	31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_READ		Read command received
NotGenerate	d 0	Event not generated
Generated	1	Event generated

## 6.30.8.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit r	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW WRITE_SUSPEND			Shortcut between event WRITE and task SUSPEND
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW READ_SUSPEND			Shortcut between event READ and task SUSPEND
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut





# 6.30.8.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit r	number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			H G	F E B A
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW STOPPED			Enable or disable interrupt for event STOPPED
		Disabled	0	Disable
		Enabled	1	Enable
В	RW ERROR			Enable or disable interrupt for event ERROR
		Disabled	0	Disable
		Enabled	1	Enable
E	RW RXSTARTED			Enable or disable interrupt for event RXSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
F	RW TXSTARTED			Enable or disable interrupt for event TXSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
G	RW WRITE			Enable or disable interrupt for event WRITE
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW READ			Enable or disable interrupt for event READ
		Disabled	0	Disable
		Enabled	1	Enable

## 6.30.8.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit r	umber		31 30 29 28	3 27 26 2	25 24	1 23 2	2 21 2	20 19 1	18 17	<sup>7</sup> 16	15 1	4 13	3 12	11 10	9	8	7 6	5 5	4	3 2	1 0
ID				Н	G			F E							В						Α
Rese	et 0x00000000		0 0 0 0	0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 (	0	0	0 0	0 0
ID																					
Α	RW STOPPED					Writ	e '1' t	o enal	ble ir	nter	rupt 1	or e	even	t STC	PPE	D					
		Set	1			Enak	ole														
		Disabled	0			Read	d: Disa	abled													
		Enabled	1			Read	d: Ena	bled													
В	RW ERROR					Writ	e '1' t	o enal	ble ir	nter	rupt 1	for e	even	t ERF	ROR						
		Set	1			Enab	ole														
		Disabled	0			Read	d: Disa	abled													
		Enabled	1			Read	d: Ena	bled													
Ε	RW RXSTARTED					Writ	e '1' t	o enal	ble ir	nter	rupt 1	for e	even	t RXS	TAR	RTED					
		Set	1			Enab	ole														
		Disabled	0			Read	d: Disa	abled													
		Enabled	1			Read	d: Ena	bled													
F	RW TXSTARTED					Writ	e '1' t	o enal	ble ir	nter	rupt f	for e	even	t TXS	TAR	TED					
		Set	1			Enab	ole														
		Disabled	0			Read	d: Disa	abled													
		Enabled	1			Read	d: Ena	bled													
																					_





Bit number		31 30	29 2	8 27	7 26	25	24 :	23	22	21	20	19	18	17 1	6 :	L5 1	4 1	3 12	11	10	9	8	7 (	6 5	5 4	. 3	2	1	0
ID					Н	G					F	Ε									В							Α	
Reset 0x00000000		0 0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0 (	) (	0 (	) (	0	0	0	0
ID Acce Field																													
G RW WRITE							,	Wr	rite	'1'	to (	ena	ble	inte	err	upt	for	eve	nt V	/RIT	Έ								
	Set	1					-	En	able	е																			
	Disabled	0					ı	Re	ad:	Dis	abl	led																	
	Enabled	1					-	Re	ad:	Ena	abl	ed																	
H RW READ								Wr	rite	'1'	to (	ena	ble	inte	err	upt	for	eve	nt R	EAC	)								
	Set	1						En	able	9																			
	Disabled	0						Re	ad:	Dis	abl	led																	
	Enabled	1						Re	ad:	Ena	able	ed																	

## 6.30.8.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit r	number		31 30 29 28 27 2	26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				H G	F E B A
Res	et 0x00000000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW STOPPED				Write '1' to disable interrupt for event STOPPED
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
В	RW ERROR				Write '1' to disable interrupt for event ERROR
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
E	RW RXSTARTED				Write '1' to disable interrupt for event RXSTARTED
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
F	RW TXSTARTED				Write '1' to disable interrupt for event TXSTARTED
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
G	RW WRITE				Write '1' to disable interrupt for event WRITE
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled
Н	RW READ				Write '1' to disable interrupt for event READ
		Clear	1		Disable
		Disabled	0		Read: Disabled
		Enabled	1		Read: Enabled

## 6.30.8.16 ERRORSRC

Address offset: 0x4D0

Error source



Bit number		31 30 29 28 27 26 25 24	<sup>4</sup> 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			C B A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field V			Description
A RW OVERFLOW			RX buffer overflow detected, and prevented
N	lotDetected	0	Error did not occur
D	etected	1	Error occurred
B RW DNACK			NACK sent after receiving a data byte
N	lotReceived	0	Error did not occur
R	eceived	1	Error occurred
C RW OVERREAD			TX buffer over-read detected, and prevented
N	lotDetected	0	Error did not occur
D	etected	1	Error occurred

#### 6.30.8.17 MATCH

Address offset: 0x4D4

Status register indicating which address had a match

Bit n	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 1	13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Rese	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	R MATCH	[01] Which of the addresses in {ADD	DRESS} matched the incoming
		address	

#### 6.30.8.18 ENABLE

Address offset: 0x500

**Enable TWIS** 

Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АААА
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW ENABLE			Enable or disable TWIS
	Disabled	0	Disable TWIS
	Enabled	9	Enable TWIS

## 6.30.8.19 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal



Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	t OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.30.8.20 PSEL.SDA

Address offset: 0x50C

Pin select for SDA signal

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.30.8.21 RXD.PTR

Address offset: 0x534

**RXD** Data pointer

Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID	A A A A A A A A A A A A A A A A A A A	A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	2 1 (

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

# 6.30.8.22 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in RXD buffer

Α	RW MAXCNT	[10xFFFF]	Maximum number of bytes in RXD buffer
ID			
Res	et 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A
Bit r	number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1





#### 6.30.8.23 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last RXD transaction

A R AMOUNT	[10xFFFF]	Number of bytes transferred in the last RXD transaction
ID Acce Field		
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### 6.30.8.24 RXD.LIST

Address offset: 0x540 EasyDMA list type

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АА
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW LIST			List type
		Disabled	0	Disable EasyDMA list
		ArrayList	1	Use array list

#### 6.30.8.25 TXD.PTR

Address offset: 0x544

TXD Data pointer

A RW PTR																																	
ID											De:																						
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A
Bit n	umber		31	30	29	28 2	27 :	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 2	L 0

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

#### 6.30.8.26 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in TXD buffer

	W MAXCNT	er of bytes in TXD buffer
ID A A A A A A A A A A A A A A A A A A A		
	x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
51 50 25 26 27 20 25 24 25 22 21 20 15 16 17 16 15 14 15 12 11 10 5 6 7 6 5 4 5 2		A A A A A A A A A A A A A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	ber	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0






#### 6.30.8.27 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last TXD transaction



#### 6.30.8.28 TXD.LIST


Address offset: 0x550 EasyDMA list type

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АА
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW LIST			List type
		Disabled	0	Disable EasyDMA list
		ArrayList	1	Use array list

## 6.30.8.29 ADDRESS[n] (n=0..1)

Address offset:  $0x588 + (n \times 0x4)$ 

TWI slave address n



#### 6.30.8.30 CONFIG

Address offset: 0x594

Configuration register for the address match mechanism


Bit nu	mber		313	30 2	29 2	8 2	7 26	5 25	24	23	22	21	20	19	18 :	17 1	16 1	.5 1	4 1	3 1:	2 13	. 10	9	8	7	6 !	5 4	4 3	2	1	0
ID																														В	Α
Reset	0x0000001		0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0 (	0 (	0 0	0	0	1
ID																															
A-B	RW ADDRESS[i] (i=01)									En	abl	e o	r di	sab	le a	ddı	ess	m	atcl	ning	on	ADI	DRE	SS[i	]						
		Disabled	0							Dis	sab	led																			
		Enabled	1							En	abl	ed																			

#### 6.30.8.31 ORC

Address offset: 0x5C0



Over-read character. Character sent out in case of an over-read of the transmit buffer.



# 6.30.9 Electrical specification

## 6.30.9.1 TWIS slave timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>TWIS,SCL</sub>	Bit rates for TWIS <sup>35</sup>	100		400	kbps
t <sub>TWIS,START</sub>	Time from PREPARERX/PREPARETX task to ready to receive/		1.5		μs
	transmit				
t <sub>TWIS,SU_DAT</sub>	Data setup time before positive edge on SCL – all modes	300			ns
t <sub>TWIS,HD_DAT</sub>	Data hold time after negative edge on SCL – all modes	500			ns
t <sub>TWIS,HD_STA,100kbps</sub>	TWI slave hold time from for START condition (SDA low to	5200			ns
	SCL low), 100 kbps				
$t_{TWIS,HD\_STA,400kbps}$	TWI slave hold time from for START condition (SDA low to	1300			ns
	SCL low), 400 kbps				
$t_{TWIS,SU\_STO,100kbps}$	TWI slave setup time from SCL high to STOP condition, 100	5200			ns
	kbps				
$t_{TWIS,SU\_STO,400kbps}$	TWI slave setup time from SCL high to STOP condition, 400	1300			ns
	kbps				
t <sub>TWIS,BUF,100kbps</sub>	TWI slave bus free time between STOP and START		4700		ns
	conditions, 100 kbps				
t <sub>TWIS,BUF,400kbps</sub>	TWI slave bus free time between STOP and START		1300		ns
	conditions, 400 kbps				




Figure 171: TWIS timing diagram, 1 byte transaction

# 6.31 UART — Universal asynchronous receiver/transmitter



High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 172: UART configuration

#### 6.31.1 Functional description

Listed here are the main features of UART.

The UART implements support for the following features:

- Full-duplex operation
- · Automatic flow control
- Parity checking and generation for the 9<sup>th</sup> data bit

As illustrated in UART configuration on page 482, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

**Note:** External crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See CLOCK — Clock control on page 79 for more information.

# 6.31.2 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers respectively.

If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated UART signal will not be connected to any physical pin. The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.CTS, PSEL.RTS and PSEL.TXD must only be configured when the UART is disabled.

To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in Pin configuration on page 482.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

Table 126: GPIO configuration



#### 6.31.3 Shared resources

The UART shares registers and other resources with other peripherals that have the same ID as the UART.

Therefore, you must disable all peripherals that have the same ID as the UART before the UART can be configured and used. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See the Instantiation table in Instantiation on page 21 for details on peripherals and their IDs.

#### 6.31.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task.

Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in UART transmission on page 483. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended. For more information, see Suspending the UART on page 484.




Figure 173: UART transmission

## 6.31.5 Reception

A UART reception sequence is started by triggering the STARTRX task.

The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.

The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see UART reception on page 484.

NORDIC\*

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in UART reception on page 484. The UART is able to receive four to five additional bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period of time dependent on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data the RXD register must only be read one time following every RXDRDY event

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new byte to the RXD register, and therefore can also generate a new event, immediately after the RXD register is read (emptied) by the CPU.




Figure 174: UART reception

As indicated in occurrence 2 in the figure, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

# 6.31.6 Suspending the UART

The UART can be suspended by triggering the SUSPEND task.

SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

#### 6.31.7 Frror conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

# 6.31.8 Using the UART without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.



# 6.31.9 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register CONFIG on page 493. If odd parity is desired, it can be configured using the register CONFIG on page 493. See the register description for details.

The amount of stop bits can also be configurated through the register CONFIG on page 493.

# 6.31.10 Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40002000	UART	UART0	Universal asynchronous receiver/		Deprecated
			transmitter		

Table 127: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_SUSPEND	0x01C	Suspend UART
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
PSEL.RTS	0x508	Pin select for RTS
PSEL.TXD	0x50C	Pin select for TXD
PSEL.CTS	0x510	Pin select for CTS
PSEL.RXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate. Accuracy depends on the HFCLK source selected.
CONFIG	0x56C	Configuration of parity and hardware flow control

Table 128: Register overview

## 6.31.10.1 TASKS\_STARTRX

Address offset: 0x000 Start UART receiver



Bit n	um	ber			31 30	29 :	28 2	7 26	25 2	24 2	23 2	2 2	1 20	19	18 1	17 1	6 1	5 14	113	12	11	10 9	9 8	3 7	6	5	4	3	2 1	L O
ID																														Α
Rese	t O	x00000	0000	0 0	0	0 (	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	
ID																														
Α	W	v tas	SKS_STARTRX								Start	U/	ART	rece	eive	r														
				Trigger	1					-	rigg	er	task																	

## 6.31.10.2 TASKS\_STOPRX

Address offset: 0x004 Stop UART receiver

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STOPRX			Stop UART receiver
		Trigger	1	Trigger task

# 6.31.10.3 TASKS\_STARTTX

Address offset: 0x008
Start UART transmitter

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STARTTX			Start UART transmitter
		Trigger	1	Trigger task

# 6.31.10.4 TASKS\_STOPTX

Address offset: 0x00C Stop UART transmitter

Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STOPTX			Stop UART transmitter
		Trigger	1	Trigger task

## 6.31.10.5 TASKS\_SUSPEND

Address offset: 0x01C

Suspend UART



Bit n	un	nbe	r		31 30	29	28 2	7 26	25	24 :	23 2	2 2	1 20	) 19	18	17 :	16 1	5 14	4 13	12	11 :	10 9	9 8	3 7	6	5	4	3	2 1	L 0
ID																														Α
Rese	t C	0x0	0000000		0 0	0	0 (	0 0	0	0	0 (	) (	0 0	0	0	0	0 0	0	0	0	0	0 (	) (	0	0	0	0	0	0 (	0
ID											Desc																			
Α	١	W	TASKS_SUSPEND							:	Susp	oen	ıd U	ART																
				Trigger	1						Trigg	ger	tasl	<																

## 6.31.10.6 EVENTS\_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_CTS			CTS is activated (set low). Clear To Send.
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.31.10.7 EVENTS\_NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.

Bit number		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			Α
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS	_NCTS		CTS is deactivated (set high). Not Clear To Send.
	NotGenerated	0	Event not generated
	Generated	1	Event generated

## 6.31.10.8 EVENTS\_RXDRDY

Address offset: 0x108

Data received in RXD

Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_RXDRDY			Data received in RXD
	NotGenerated	0	Event not generated
	Generated	1	Event generated

# 6.31.10.9 EVENTS\_TXDRDY

Address offset: 0x11C

Data sent from TXD



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_TXDRDY			Data sent from TXD
	NotGenerated	0	Event not generated
	Generated	1	Event generated

# 6.31.10.10 EVENTS\_ERROR

Address offset: 0x124

Error detected

Bit n	umber		31	30	29	28 2	27 2	6 25	5 24	1 23	22	21	20	19	18 1	.7 1	6 15	5 14	13	12 1	111	.0 9	8	7	6	5	4	3	2	1 0
ID																														Α
Rese	et 0x00000000		0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW EVENTS_ERROR									Er	ror	det	ect	ed																
		NotGenerated	0							Ev	ent	t no	t ge	ener	ate	d														
		Generated	1							Εv	ent	t ge	ner	ate	t															

# 6.31.10.11 EVENTS\_RXTO

Address offset: 0x144

Receiver timeout

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_RXTO			Receiver timeout
		NotGenerated	0	Event not generated
		Generated	1	Event generated

#### 6.31.10.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ВА
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW CTS_STARTRX			Shortcut between event CTS and task STARTRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
В	RW NCTS_STOPRX			Shortcut between event NCTS and task STOPRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut



## 6.31.10.13 INTENSET

Address offset: 0x304

Enable interrupt

	ımber		31 30 29 28 27 26 25 24	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Reset	: 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW CTS			Write '1' to enable interrupt for event CTS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW NCTS			Write '1' to enable interrupt for event NCTS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW RXDRDY			Write '1' to enable interrupt for event RXDRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW TXDRDY			Write '1' to enable interrupt for event TXDRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW ERROR			Write '1' to enable interrupt for event ERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW RXTO			Write '1' to enable interrupt for event RXTO
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.31.10.14 INTENCLR

Address offset: 0x308

Disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW CTS			Write '1' to disable interrupt for event CTS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW NCTS			Write '1' to disable interrupt for event NCTS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW RXDRDY			Write '1' to disable interrupt for event RXDRDY
		Clear	1	Disable



Bit r	number		31 30 29 28 27 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1
ID				F	E D C B
Res	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
D RW TXDRDY				Write '1' to disable interrupt for event TXD	RDY
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
Ε	RW ERROR			Write '1' to disable interrupt for event ERRO	OR
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	
F	RW RXTO			Write '1' to disable interrupt for event RXTO	0
		Clear	1	Disable	
		Disabled	0	Read: Disabled	
		Enabled	1	Read: Enabled	

# 6.31.10.15 ERRORSRC

Address offset: 0x480

Error source


Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
				A start bit is received while the previous data still lies in
				RXD. (Previous data is lost.)
		NotPresent	0	Read: error not present
		Present	1	Read: error present
В	RW PARITY			Parity error
				A character with bad parity is received, if HW parity check is
				enabled.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
С	RW FRAMING			Framing error occurred
				A valid stop bit is not detected on the serial data input after
				all bits in a character have been received.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
D	RW BREAK			Break condition
				The serial data input is '0' for longer than the length of a
				data frame. (The data frame length is 10 bits without parity
				bit, and 11 bits with parity bit.).
		NotPresent	0	Read: error not present
		Present	1	Read: error present

## 6.31.10.16 ENABLE

Address offset: 0x500



#### **Enable UART**



#### 6.31.10.17 PSEL.RTS

Address offset: 0x508
Pin select for RTS

Bit r	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		С	ваааа	
Res	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.31.10.18 PSEL.TXD

Address offset: 0x50C
Pin select for TXD

Bit r	umber		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			C	B A A A A A
Kese	et OxFFFFFFFF		11111	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.31.10.19 PSEL.CTS

Address offset: 0x510
Pin select for CTS



Bit n	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		С	ваааа	
Rese	t OxFFFFFFF		1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.31.10.20 PSEL.RXD

Address offset: 0x514
Pin select for RXD

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

#### 6.31.10.21 RXD

Address offset: 0x518

**RXD** register

A R RXD			RX data received in previous transfers, double buffered			
ID Acce Field						
Reset 0x00000000		0 0 0 0 0 0	000000000	00000000	00000000	
ID					A A A A A A A	
Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0	

#### 6.31.10.22 TXD

Address offset: 0x51C

TXD register

ID Acce Field Value ID Value Description	
Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID	A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 1	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### 6.31.10.23 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A	
Reset 0x04000000		0 0 0 0 0 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW BAUDRATE			Baud rate
	Baud1200	0x0004F000	1200 baud (actual rate: 1205)
	Baud2400	0x0009D000	2400 baud (actual rate: 2396)
	Baud4800	0x0013B000	4800 baud (actual rate: 4808)
	Baud9600	0x00275000	9600 baud (actual rate: 9598)
	Baud14400	0x003B0000	14400 baud (actual rate: 14414)
	Baud19200	0x004EA000	19200 baud (actual rate: 19208)
	Baud28800	0x0075F000	28800 baud (actual rate: 28829)
	Baud31250	0x00800000	31250 baud
	Baud38400	0x009D5000	38400 baud (actual rate: 38462)
	Baud56000	0x00E50000	56000 baud (actual rate: 55944)
	Baud57600	0x00EBF000	57600 baud (actual rate: 57762)
	Baud76800	0x013A9000	76800 baud (actual rate: 76923)
	Baud115200	0x01D7E000	115200 baud (actual rate: 115942)
	Baud230400	0x03AFB000	230400 baud (actual rate: 231884)
	Baud250000	0x04000000	250000 baud
	Baud460800	0x075F7000	460800 baud (actual rate: 470588)
	Baud921600	0x0EBED000	921600 baud (actual rate: 941176)
	Baud1M	0x10000000	1Mega baud

# 6.31.10.24 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B B B A
Rese	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW HWFC			Hardware flow control
		Disabled	0	Disabled
		Enabled	1	Enabled
В	RW PARITY			Parity
		Excluded	0x0	Exclude parity bit
		Included	0x7	Include parity bit
С	RW STOP			Stop bits
		One	0	One stop bit
		Two	1	Two stop bits
D	RW PARITYTYPE			Even or odd parity type
		Even	0	Even parity
		Odd	1	Odd parity



## 6.31.11 Electrical specification

## 6.31.11.1 UART electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>UART</sub>	Baud rate for UART <sup>36</sup> .			1000	kbps
t <sub>UART,CTSH</sub>	CTS high time	1			μs
t <sub>UART.START</sub>	Time from STARTRX/STARTTX task to transmission started		1		μs

# 6.32 UARTE — Universal asynchronous receiver/transmitter with EasyDMA

The Universal asynchronous receiver/transmitter with EasyDMA (UARTE) offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware at a rate up to 1 Mbps, and EasyDMA data transfer from/to RAM.

Listed here are the main features for UARTE:

- Full-duplex operation
- · Automatic hardware flow control
- Optional even parity bit checking and generation
- EasyDMA
- Up to 1 Mbps baudrate
- Return to IDLE between transactions supported (when using HW flow control)
- One or two stop bit
- · Least significant bit (LSB) first




Figure 175: UARTE configuration

The GPIOs used for each UART interface can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

**Note:** External crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See CLOCK — Clock control on page 79 for more information.



<sup>&</sup>lt;sup>36</sup> High baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

#### 6.32.1 EasyDMA

The UARTE implements EasyDMA for reading and writing to and from the RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 18 for more information about the different memory regions.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The ENDRX/ENDTX event indicates that EasyDMA has finished accessing respectively the RX/TX buffer in RAM.

#### 6.32.2 Transmission

The first step of a DMA transmission is storing bytes in the transmit buffer and configuring EasyDMA. This is achieved by writing the initial address pointer to TXD.PTR, and the number of bytes in the RAM buffer to TXD.MAXCNT. The UARTE transmission is started by triggering the STARTTX task.

After each byte has been sent over the TXD line, a TXDRDY event will be generated.

When all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have been transmitted, the UARTE transmission will end automatically and an ENDTX event will be generated.

A UARTE transmission sequence is stopped by triggering the STOPTX task, a TXSTOPPED event will be generated when the UARTE transmitter has stopped.

If the ENDTX event has not already been generated when the UARTE transmitter has come to a stop, the UARTE will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

If flow control is enabled through the HWFC field in the CONFIG register, a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in UARTE transmission on page 495. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.




Figure 176: UARTE transmission

The UARTE transmitter will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTTX or after it has been stopped via STOPTX and the TXSTOPPED



event has been generated. See POWER — Power supply on page 57 for more information about power modes.

#### 6.32.3 Reception

The UARTE receiver is started by triggering the STARTRX task. The UARTE receiver is using EasyDMA to store incoming data in an RX buffer in RAM.

The RX buffer is located at the address specified in the RXD.PTR register. The RXD.PTR register is double-buffered and it can be updated and prepared for the next STARTRX task immediately after the RXSTARTED event is generated. The size of the RX buffer is specified in the RXD.MAXCNT register and the UARTE will generate an ENDRX event when it has filled up the RX buffer, see UARTE reception on page 496.

For each byte received over the RXD line, an RXDRDY event will be generated. This event is likely to occur before the corresponding data has been transferred to Data RAM.

The RXD.AMOUNT register can be queried following an ENDRX event to see how many new bytes have been transferred to the RX buffer in RAM since the previous ENDRX event.




Figure 177: UARTE reception

The UARTE receiver is stopped by triggering the STOPRX task. An RXTO event is generated when the UARTE has stopped. The UARTE will make sure that an impending ENDRX event will be generated before the RXTO event is generated. This means that the UARTE will guarantee that no ENDRX event will be generated after RXTO, unless the UARTE is restarted or a FLUSHRX command is issued after the RXTO event is generated.

**Important:** If the ENDRX event has not already been generated when the UARTE receiver has come to a stop, which implies that all pending content in the RX FIFO has been moved to the RX buffer, the UARTE will generate the ENDRX event explicitly even though the RX buffer is not full. In this scenario the ENDRX event will be generated before the RXTO event is generated.

To be able to know how many bytes have actually been received into the RX buffer, the CPU can read the RXD.AMOUNT register following the ENDRX event or the RXTO event.



The UARTE is able to receive up to four bytes after the STOPRX task has been triggered as long as these are sent in succession immediately after the RTS signal is deactivated. This is possible because after the RTS is deactivated the UARTE is able to receive bytes for an extended period equal to the time it takes to send 4 bytes on the configured baud rate.

After the RXTO event is generated the internal RX FIFO may still contain data, and to move this data to RAM the FLUSHRX task must be triggered. To make sure that this data does not overwrite data in the RX buffer, the RX buffer should be emptied or the RXD.PTR should be updated before the FLUSHRX task is triggered. To make sure that all data in the RX FIFO is moved to the RX buffer, the RXD.MAXCNT register must be set to RXD.MAXCNT > 4, see UARTE reception with forced stop via STOPRX on page 497. The UARTE will generate the ENDRX event after completing the FLUSHRX task even if the RX FIFO was empty or if the RX buffer does not get filled up. To be able to know how many bytes have actually been received into the RX buffer in this case, the CPU can read the RXD.AMOUNT register following the ENDRX event.




Figure 178: UARTE reception with forced stop via STOPRX

If HW flow control is enabled through the HWFC field in the CONFIG register, the RTS signal will be deactivated when the receiver is stopped via the STOPRX task or when the UARTE is only able to receive four more bytes in its internal RX FIFO.

With flow control disabled, the UARTE will function in the same way as when the flow control is enabled except that the RTS line will not be used. This means that no signal will be generated when the UARTE has reached the point where it is only able to receive four more bytes in its internal RX FIFO. Data received when the internal RX FIFO is filled up, will be lost.

The UARTE receiver will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTRX or after it has been stopped via STOPRX and the RXTO event has been generated. See POWER — Power supply on page 57 for more information about power modes.

#### 6.32.4 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

An ERROR event will not stop reception. If the error was a parity error, the received byte will still be transferred into Data RAM, and so will following incoming bytes. If there was a framing error (wrong stop bit), that specific byte will NOT be stored into Data RAM, but following incoming bytes will.

# 6.32.5 Using the UARTE without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.



## 6.32.6 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register CONFIG on page 511. If odd parity is desired, it can be configured using the register CONFIG on page 511. See the register description for details.

The amount of stop bits can also be configured through the register CONFIG on page 511.

#### 6.32.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOPTX and STOPRX tasks may not be always needed (the peripheral might already be stopped), but if STOPTX and/or STOPRX is sent, software shall wait until the TXSTOPPED and/or RXTO event is received in response, before disabling the peripheral through the ENABLE register.

## 6.32.8 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UARTE are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.RTS, and PSEL.TXD registers respectively.

The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UARTE is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.RTS, PSEL.RTS and PSEL.TXD must only be configured when the UARTE is disabled.

To secure correct signal levels on the pins by the UARTE when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 498.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UARTE signal	UARTE pin	Direction	Output value
RXD	As specified in PSEL.RXD	Input	Not applicable
CTS	As specified in PSEL.CTS	Input	Not applicable
RTS	As specified in PSEL.RTS	Output	1
TXD	As specified in PSEL.TXD	Output	1

Table 129: GPIO configuration before enabling peripheral

# 6.32.9 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40002000	UARTE	UARTE0	Universal asynchronous receiver/	
			transmitter with EasyDMA, unit 0	
0x40028000	UARTE	UARTE1	Universal asynchronous receiver/	
			transmitter with EasyDMA, unit 1	

Table 130: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter




Register	Offset	Description
TASKS_FLUSHRX	0x02C	Flush RX FIFO into RX buffer
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD (but potentially not yet transferred to Data RAM)
EVENTS_ENDRX	0x110	Receive buffer is filled up
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ENDTX	0x120	Last TX byte transmitted
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
EVENTS_RXSTARTED	0x14C	UART receiver has started
EVENTS_TXSTARTED	0x150	UART transmitter has started
EVENTS_TXSTOPPED	0x158	Transmitter stopped
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
		Note : this register is read / write one to clear.
ENABLE	0x500	Enable UART
PSEL.RTS	0x508	Pin select for RTS signal
PSEL.TXD	0x50C	Pin select for TXD signal
PSEL.CTS	0x510	Pin select for CTS signal
PSEL.RXD	0x514	Pin select for RXD signal
BAUDRATE	0x524	Baud rate. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
CONFIG	0x56C	Configuration of parity and hardware flow control

Table 131: Register overview

## 6.32.9.1 TASKS\_STARTRX

Address offset: 0x000 Start UART receiver



# 6.32.9.2 TASKS\_STOPRX

Address offset: 0x004 Stop UART receiver



Bit n	um	ber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 :	. 0
ID						Α
Rese	t O	x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID						
Α	W	V TASKS_STOPRX			Stop UART receiver	
			Trigger	1	Trigger task	

## 6.32.9.3 TASKS\_STARTTX

Address offset: 0x008 Start UART transmitter

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_STARTTX			Start UART transmitter
		Trigger	1	Trigger task

# 6.32.9.4 TASKS\_STOPTX

Address offset: 0x00C Stop UART transmitter

Bit n	umber		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_STOPTX			Stop UART transmitter
		Trigger	1	Trigger task

# 6.32.9.5 TASKS\_FLUSHRX

Address offset: 0x02C

Flush RX FIFO into RX buffer

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	W TASKS_FLUSHRX			Flush RX FIFO into RX buffer
		Trigger	1	Trigger task

## 6.32.9.6 EVENTS\_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.



Bit number	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		Description
A RW EVENTS_CTS		CTS is activated (set low). Clear To Send.
NotGenerated	0	Event not generated
Generated	1	Event generated

# 6.32.9.7 EVENTS\_NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.

Bit n	umber		31	30	29	28 2	27 2	26 2	5 2	4 2	3 2:	2 2	1 20	0 19	9 18	17	16	15	14	13	12 1	.1 1	0 9	8	7	6	5	4	3	2	1 0
ID																															Α
Rese	t 0x00000000		0	0	0	0	0 (	0 0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 0
ID																															
Α	RW EVENTS_NCTS									C	TS i	is d	leac	tiva	atec	l (se	et h	igh	). N	lot (	Clea	r To	Se	nd.							
		NotGenerated	0							E	ven	nt n	ot g	gen	erat	ed															
		Generated	1							E	ven	nt g	ene	rat	ed																

# 6.32.9.8 EVENTS\_RXDRDY

Address offset: 0x108

Data received in RXD (but potentially not yet transferred to Data RAM)

Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_RXDRDY			Data received in RXD (but potentially not yet transferred to
				Data RAM)
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.32.9.9 EVENTS\_ENDRX

Address offset: 0x110 Receive buffer is filled up

Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10 !	9 8	3 7	7 6	5 5	4	3	2	1 0
ID																																А
Rese	t 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	) (	0	0	0	0	0 0
ID																																
Α	RW EVENTS_ENDRX										Re	cei	ve l	ouf	fer	is fi	lled	d u	р													
		NotGenerated	0								Eve	ent	no	t ge	ene	rat	ed															
		Generated	1								Eve	ent	ge	ner	ate	d																

# 6.32.9.10 EVENTS\_TXDRDY

Address offset: 0x11C

Data sent from TXD





Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW EVENTS_TXDRDY			Data sent from TXD
	NotGenerated	0	Event not generated
	Generated	1	Event generated

# 6.32.9.11 EVENTS\_ENDTX

Address offset: 0x120 Last TX byte transmitted

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID Acce Field Value ID		Description
A RW EVENTS_ENDTX		Last TX byte transmitted
NotGene	erated 0	Event not generated
Generate	ed 1	Event generated

# 6.32.9.12 EVENTS\_ERROR

Address offset: 0x124

Error detected

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW EVENTS_ERROR			Error detected
		NotGenerated	0	Event not generated
		Generated	1	Event generated

# 6.32.9.13 EVENTS\_RXTO

Address offset: 0x144 Receiver timeout

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			А
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW EVENTS_RXTO			Receiver timeout
	NotGenerated	0	Event not generated
	Generated	1	Event generated

## 6.32.9.14 EVENTS\_RXSTARTED

Address offset: 0x14C
UART receiver has started





Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Va			Description
A RW EVENTS_RXSTARTED			UART receiver has started
No	otGenerated	0	Event not generated
Ge	enerated	1	Event generated

# 6.32.9.15 EVENTS\_TXSTARTED


Address offset: 0x150

**UART** transmitter has started

Bit n	umber		31	30 2	29 2	8 27	7 26	25 :	24 2	3 2	2 2:	1 20	19	18	17 1	6 15	5 14	13	12 1	1 10	9	8	7	6 5	5 4	3	2	1 0
ID																												Α
Rese	t 0x00000000		0	0	0 (	0 0	0	0	0	0 (	0	0	0	0	0 (	0	0	0	0 (	0	0	0	0	0 (	0	0	0	0 0
ID																												
Α	RW EVENTS_TXSTARTED								ι	JAR	T tr	ans	mitt	ter h	as s	tart	ed											
		NotGenerated	0						E	ver	nt no	ot g	ene	rate	d													
		Generated	1						E	ver	nt ge	enei	rate	d														

# 6.32.9.16 EVENTS\_TXSTOPPED

Address offset: 0x158
Transmitter stopped



#### 6.32.9.17 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit r	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C
Res	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
С	RW ENDRX_STARTRX			Shortcut between event ENDRX and task STARTRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut
D	RW ENDRX_STOPRX			Shortcut between event ENDRX and task STOPRX
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut



## 6.32.9.18 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				L J I H G F E D C B A
	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Acce Field		Value	Description
A	RW CTS		13.33	Enable or disable interrupt for event CTS
		Disabled	0	Disable
		Enabled	1	Enable
В	RW NCTS			Enable or disable interrupt for event NCTS
		Disabled	0	Disable
		Enabled	1	Enable
С	RW RXDRDY			Enable or disable interrupt for event RXDRDY
		Disabled	0	Disable
		Enabled	1	Enable
D	RW ENDRX			Enable or disable interrupt for event ENDRX
		Disabled	0	Disable
		Enabled	1	Enable
Ε	RW TXDRDY			Enable or disable interrupt for event TXDRDY
		Disabled	0	Disable
		Enabled	1	Enable
F	RW ENDTX			Enable or disable interrupt for event ENDTX
		Disabled	0	Disable
		Enabled	1	Enable
G	RW ERROR			Enable or disable interrupt for event ERROR
		Disabled	0	Disable
		Enabled	1	Enable
Н	RW RXTO			Enable or disable interrupt for event RXTO
		Disabled	0	Disable
		Enabled	1	Enable
I	RW RXSTARTED			Enable or disable interrupt for event RXSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
J	RW TXSTARTED			Enable or disable interrupt for event TXSTARTED
		Disabled	0	Disable
		Enabled	1	Enable
L	RW TXSTOPPED	8: 11-1	0	Enable or disable interrupt for event TXSTOPPED
		Disabled	0	Disable
		Enabled	1	Enable

## 6.32.9.19 INTENSET

Address offset: 0x304

Enable interrupt

														nt CT								
ID																						
Rese	t 0x00000000	0 0 0	0 0	0 0	0	0 0	0	0 0	0	0 (	0	0 (	0	0 0	0	0 (	0 (	0 0	0	0	0 (	0
ID						L		J I		Н					G	F	E		D		C E	3 A
Bit n	umber	31 30 2	9 28 27	26 25	24 2	3 22	21 2	20 19	18	17 1	6 15	14 1	3 12	11 10	9	8	7 (	5 5	4	3	2 1	1 0



Rit n	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			313023202720232	L J I H G F E D C B A
	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	Acce Field		Value	Description
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW NCTS			Write '1' to enable interrupt for event NCTS
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW RXDRDY			Write '1' to enable interrupt for event RXDRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ENDRX			Write '1' to enable interrupt for event ENDRX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW TXDRDY			Write '1' to enable interrupt for event TXDRDY
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW ENDTX			Write '1' to enable interrupt for event ENDTX
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW ERROR			Write '1' to enable interrupt for event ERROR
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW RXTO			Write '1' to enable interrupt for event RXTO
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
ı	RW RXSTARTED			Write '1' to enable interrupt for event RXSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW TXSTARTED			Write '1' to enable interrupt for event TXSTARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW TXSTOPPED			Write '1' to enable interrupt for event TXSTOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.32.9.20 INTENCLR

Address offset: 0x308

Disable interrupt



Bit n	umber		31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				L J I H G F E D C B A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
Α	RW CTS			Write '1' to disable interrupt for event CTS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW NCTS			Write '1' to disable interrupt for event NCTS
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW RXDRDY			Write '1' to disable interrupt for event RXDRDY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ENDRX			Write '1' to disable interrupt for event ENDRX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW TXDRDY			Write '1' to disable interrupt for event TXDRDY
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW ENDTX			Write '1' to disable interrupt for event ENDTX
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
G	RW ERROR			Write '1' to disable interrupt for event ERROR
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Н	RW RXTO			Write '1' to disable interrupt for event RXTO
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
ı	RW RXSTARTED			Write '1' to disable interrupt for event RXSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW TXSTARTED			Write '1' to disable interrupt for event TXSTARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
	DIAL TYSTODDED	Enabled	1	Read: Enabled
L	RW TXSTOPPED	Class	4	Write '1' to disable interrupt for event TXSTOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.32.9.21 ERRORSRC

Address offset: 0x480

Error source

Note: this register is read / write one to clear.



Bit r	number		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Res	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
				A start bit is received while the previous data still lies in
				RXD. (Previous data is lost.)
		NotPresent	0	Read: error not present
		Present	1	Read: error present
В	RW PARITY			Parity error
				A character with bad parity is received, if HW parity check is
				enabled.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
С	RW FRAMING			Framing error occurred
				A valid stop bit is not detected on the serial data input after
				all bits in a character have been received.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
D	RW BREAK			Break condition
				The serial data input is '0' for longer than the length of a
				data frame. (The data frame length is 10 bits without parity
				bit, and 11 bits with parity bit.).
		NotPresent	0	Read: error not present
		Present	1	Read: error present

## 6.32.9.22 ENABLE

Address offset: 0x500

**Enable UART** 

Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			АААА
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A RW ENABLE			Enable or disable UARTE
	Disabled	0	Disable UARTE
	Enabled	8	Enable UARTE

## 6.32.9.23 PSEL.RTS

Address offset: 0x508

Pin select for RTS signal



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Reset 0xFFFFFFF			1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

## 6.32.9.24 PSEL.TXD

Address offset: 0x50C

Pin select for TXD signal

Bit number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID			С	ВАААА
Rese	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

## 6.32.9.25 PSEL.CTS

Address offset: 0x510

Pin select for CTS signal

Bit r	umber		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Res	et OxFFFFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

## 6.32.9.26 PSEL.RXD

Address offset: 0x514

Pin select for RXD signal



Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			С	ваааа
Rese	et OxFFFFFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
Α	RW PIN		[031]	Pin number
В	RW PORT		[01]	Port number
С	RW CONNECT			Connection
		Disconnected	1	Disconnect
		Connected	0	Connect

## 6.32.9.27 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.

Bit n	umber		31	30 2	9 28	27	26	25	24	23	22	21 2	0 19	18	17	16	15 :	14 :	13 1	L2 1	11 10	9	8	7	6	5	4	3	2 1	. 0
ID			Α	A A	A	Α	Α	Α	Α	Α	Α	A A	A	Α	Α	Α	Α	Α	Α.	A .	ДД	A	Α	Α	Α	Α	Α	Α ,	4 4	A
Rese	Reset 0x04000000			0 0	0	0	1	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (	0 0	0
ID																														
Α	RW BAUDRATE									Baı	ud ı	rate																		
		Baud1200	0x0	0004	F000	)				120	00 I	baud	(ac	tual	rat	e: :	120	5)												
		Baud2400	0x0	0009	D00	0				240	00 I	baud	(ac	tual	rat	e: 2	239	6)												
		Baud4800	0x0	013	B00	0				480	00 I	baud	(ac	tual	rat	e: 4	180	3)												
		Baud9600	0x0	0027	5000	0				960	00 I	baud	(ac	tual	rat	e: 9	9598	3)												
		Baud14400	0x0	03A	F00	0				144	400	) bau	d (a	ctua	al ra	ate:	14	401	_)											
		Baud19200	0x0	004E	A00	0				192	200	) bau	d (a	ctua	al ra	ate:	19	208	3)											
		Baud28800	0x0	075	C00	0				288	800	) bau	d (a	ctua	al ra	ate:	28	777	7)											
		Baud31250	0x0	080	0000	0				312	250	) bau	d																	
		Baud38400	0x0	09D	000	0				384	400	) bau	d (a	ctua	al ra	ate:	383	369	9)											
		Baud56000	0x0	0E5	0000	0				560	000	) bau	d (a	ctua	al ra	ate:	559	944	l)											
		Baud57600	0x0	OEB	000	0				576	600	) bau	d (a	ctua	al ra	ate:	57	554	l)											
		Baud76800	0x0	)13A	900	0				768	800	) bau	d (a	ctua	al ra	ate:	769	923	3)											
		Baud115200	0x0	)1D6	000	0				115	520	00 ba	ud (	actı	ual	rate	e: 1:	151	.08)	)										
		Baud230400	0x0	)3B0	000	0				230	040	00 ba	ud (	actı	ual	rate	e: 23	318	884)	)										
		Baud250000	0x0	)400	0000	0				250	000	00 ba	ud																	
		Baud460800	0x0	740	0000	0				460	080	00 ba	ud (	actı	ual	rate	e: 4!	571	.43)	)										
		Baud921600	0x0	)F00	0000	)				92:	160	00 ba	ud (	actı	ual	rate	e: 94	411	.76)	)										
		Baud1M	0x1	1000	0000	0				1V	leg	a baı	ud																	

## 6.32.9.28 RXD.PTR

Address offset: 0x534

Data pointer

Α	RW PTR			Data pointer
ID				
Res	et 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	ID ,		A A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit r	number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0


**Note:** See the memory chapter for details about which memories are available for EasyDMA.



#### 6.32.9.29 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer



#### 6.32.9.30 RXD.AMOUNT

Address offset: 0x53C


Number of bytes transferred in the last transaction

A R AMOUNT	[10xFFFF]	Number of bytes transferred in the last transaction
ID Acce Field		
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### 6.32.9.31 TXD.PTR

Address offset: 0x544

Data pointer



**Note:** See the memory chapter for details about which memories are available for EasyDMA.

#### 6.32.9.32 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

^	RW MAXCNT		[1 OxFFFF]	Maximum number of bytes in transmit buffer	
ID					
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID				A A A A A A A A A A A A A A A A A A A	Α
Bit number 3			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0

#### 6.32.9.33 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction




A R AMOUNT [1.		[10xFFFF]		Numl	ber of	bvtes	tran	sferre	ed in t	he la	ast t	rans	acti	on						
ID .																				
Reset	0x00000000		0 0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0 0	0	0 (	0 0	0	0	0	0 0	0	0 0	0
ID									Α	АА	A	Α /	4 A	Α	Α	Α	А А	Α	A A	Α
Bit nur	nber		31 30 29 28 27	26 25 24	4 23 22	21 20	19 18	3 17 :	16 15	14 1	3 12	11 1	.0 9	8	7	6	5 4	3	2 1	0

#### 6.32.9.34 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control



## 6.32.10 Electrical specification

## 6.32.10.1 UARTE electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f <sub>UARTE</sub>	Baud rate for UARTE <sup>37</sup> .			1000	kbps
t <sub>UARTE,CTSH</sub>	CTS high time	1			μs
t <sub>UARTE,START</sub>	Time from STARTRX/STARTTX task to transmission started		1		μs

# 6.33 USBD — Universal serial bus device

The USB device (USBD) controller implements a full speed USB device function that meets 2.0 revision of the USB specification.



<sup>&</sup>lt;sup>37</sup> High baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 179: USB device block diagram

Listed here are the main features for USBD:

- Implements full-speed (12 Mbps) device fully compliant to Universal Serial Bus Specification Revision 2.0, including following engineering change notices (ECNs) issued by USB Implementers Forum:
  - Pull-up/pull-down Resistors ECN
  - 5V Short Circuit Withstand Requirement Change ECN
- USB device stack available in the Nordic SDK
- Integrated (on-chip) USB transceiver (PHY)
- Software controlled on-chip pull-up on D+
- Endpoints:
  - 2 control (1 IN, 1 OUT)
  - 14 bulk/interrupt (7 IN, 7 OUT)
  - 2 isochronous (1 IN, 1 OUT)
- Supports double buffering for isochronous (ISO) endpoints (IN/OUT)
- Supports USB suspend, resume, and remote wake-up
- 64 bytes buffer size for each bulk/interrupt endpoint
- Up to 1023 bytes buffer size for ISO endpoints
- EasyDMA for all data transfers

## 6.33.1 USB device states

The behavior of a USB device can be modelled through a state diagram.

The USB specification revision 2.0 (see *Chapter 9 USB Device Framework*) defines a number of states for a USB device, as illustrated below.






Figure 180: Device state diagram

The device must change state according to host-initiated traffic and USB bus states. It is up to the software to implement a state machine that matches the above definition. To detect the presence or absence of USB supply (VBUS), the POWER chapter defines two events, USBDETECTED and USBREMOVED, which can be used to implement the state machine.

As a general rule when implementing the software, the host behavior shall never be assumed to be predictable. In particular the sequence of commands received during an enumeration. The software shall always react to the current bus conditions or commands sent by the host.

## 6.33.2 USB terminology

The USB specification defines bus states, rather than logic levels on the D+ and D- lines.

For a full speed device, the bus state where the D+ line is high and the D- line is low is defined as the J state. The bus state where D+ is low and D- high is called the K state.

An idle bus, where D+ and D- lines are only polarized through the pull-up on D+ and pull-downs on the host side, will be in J state.

Both lines low are called SEO (single-ended 0), and both lines high SE1 (single-ended 1).



## 6.33.3 USB pins

The USBD peripheral features a number of dedicated pins.

The dedicated USB pins can be grouped in two categories, signal and power. The signal pins consist of the D+ and D- pins, which are to be connected to the USB host. They are dedicated pins, and not available as standard GPIOs. The USBD implements the *5V Short Circuit Withstand ECN* meaning that these two pins are not 5 V tolerant.

The signal pins and the pull-up will operate only while VBUS is in its valid voltage range, and USBD is enabled through the ENABLE register. For details on the USB power supply and VBUS detection, see POWER.

See Pin assignments on page 556 for more information about the pinout.

### 6.33.4 USBD power-up sequence

The physical layer interface (PHY)/USB transceiver is powered separately from the rest of the device (VBUS pin), which has some implications on the USBD power-up sequence.

The device is not able to properly signal its presence to the USB host and handle traffic from the host, unless the PHY's power supply is enabled and stable. Turning the PHY's power supply on/off is directly linked to register ENABLE. The device provides events that help synchronizing software to the various steps during the power-up sequence.

To make sure that all resources in USBD are available and the dedicated USB voltage regulator stabilized, the following is recommended:

- Enable USBD after VBUS has been detected only
- Turn the USB pull-up on after:
  - · USBPWRRDY event has occurred
  - USBEVENT has occurred, with the READY condition flagged in EVENTCAUSE

The following sequence chart illustrates a typical handling of VBUS power-up:




Figure 181: VBUS power-up sequence

Upon VBUS removal detection, signalled by the USBREMOVED event described in POWER, it is recommended to let on-going EasyDMA transfers finish (wait for the relevant ENDEPIN[n], ENDISOIN, ENDEPOUT[n] or ENDISOOUT event, see <a href="EasyDMA">EasyDMA</a> on page 517), before disabling USBD (by writing ENABLE=Disabled). Reading the ENABLE register will return Enabled until USBD is completely disabled.

## 6.33.5 USB pull-up

The USB pull-up serves two purposes - it indicates to the host that the device is connected to the USB bus, and it indicates the device's speed capability.

When no pull-up is connected to the USB bus, the host sees both D+ and D- lines low, as they are pulled down on the host side by 15 k $\Omega$  resistors. The device is not seen by the host and hence in detached state, even though it could be physically connected to the host. USB specification does not allow to draw any current on VBUS in that situation.

When a full-speed device connects its 1.5 k $\Omega$  pull-up to D+, the host sees the corresponding line high. The device is then in the attached state. During the enumeration process, the host attempts to determine if the full-speed device also supports higher speeds and initiates communication with the device to further identify it. The USBD peripheral implemented in this device supports only full-speed (12 Mbps), and thus ignores the negotiation for higher speeds in accordance with the USB specification revision 2.0.

Register USBPULLUP provides means to connect or disconnect the pull-up on D+ under software control. This allows the software to control when USB enumeration takes place. It also allows to emulate a physical disconnect from the USB bus, for instance when re-enumeration is required. USBPULLUP has to be enabled to allow the USBD to handle USB traffic and generate appropriate events. This forbids the use of an external pull-up.

Note that disconnecting the pull-up through register USBPULLUP while connected to a host, will result in both D+ and D- lines to be pulled low by the host's pull-down resistors. However, as mentioned above, this will also inhibit the generation of the USBRESET event. The pull-up is disabled by default after a chip reset.

The pull-up shall only get connected after USBD has been enabled through register ENABLE. The USB pull-up value is automatically changed depending on the bus activity, as specified in *Resistor ECN* which amends the original USB specification version 2.0. The user does not have access to this function, it is handled in hardware.

While they should never be used in normal traffic activity, lines D+ and D- may at any time be forced into state specified in register DPDMVALUE by the task DPDMDRIVE. The DPDMNODRIVE task stops driving them, and PHY returns to normal operation.

#### 6.33.6 USB reset

The USB specification defines a USB reset, which is not be confused with a chip reset. The USB reset is a normal USB bus condition, and is used as part of the enumeration sequence, it does not reset the chip.

The USB reset results from a single-ended low state (SE0) on lines D+/D- for a  $t_{USB,DETRST}$  amount of time. Only the host is allowed to drive a USB reset condition on the bus. The UBSD peripheral automatically interprets a SE0 longer than  $t_{USB,DETRST}$  as a USB reset. When the device detects a USB reset and generates a USBRESET event, the device USB stack and related parts of the application shall re-initialize themselves, and go back to the default state.

Some of the registers in the USBD peripheral get automatically reset to a known state, in particular all data endpoints are disabled and the USBADDR reset to 0.

After the device has connected to the USB bus (i.e. after VBUS is applied), the device shall not respond to any traffic from the time the pull-up is enabled until it has seen a USB reset condition. This is automatically ensured by the USBD.

After a USB reset, the device shall be fully responsive after at most  $T_{RSTRCY}$  (according to chapter 7 in the USB specification). Software shall take into account this time that takes the hardware to recover from a USB reset condition.



## 6.33.7 USB suspend and resume

Normally, the host will maintain activity on the USB at least every millisecond according to USB specification. A USB device will enter suspend when there is no activity on the bus (idle) for a given time. The device will resume operation when it receives any non idle signalling.

To signal that the device shall go into low power mode (suspend), the host stops activity on the USB bus, which becomes idle. Only the device pull-up and host pull-downs act on D+ and D-, and the bus is thus kept at a constant J state. It is up to the device to detect this lack of activity, and enter the low power mode (suspend) within a specified time.

The USB host can decide to suspend or resume USB activity at any time. If remote wake-up is enabled, the device may signal to the host to resume from suspend.

### 6.33.7.1 Entering suspend

The USBD peripheral automatically detects lack of activity for more than a defined amount of time, and performs steps needed to enter suspend.

When no activity has been detected for longer than  $t_{USB,SUSPEND}$ , the USBD generates the USBEVENT event with SUSPEND bit set in register EVENTCAUSE. The software shall ensure that the current drawn from the USB supply line VBUS is within the specified limits before  $T_{2SUSP}$ , as defined in chapter 7 of the USB specification. In order to reduce idle current of USBD, the software must explicitly place the USBD in low power mode through writing LowPower to register LOWPOWER.

In order to save power, and provided that no other peripheral needs it, the crystal oscillator (HFXO) in CLOCK may be disabled by software during the USB suspend, while the USB pull-up is disconnected, or when VBUS is not present. Software must explicitly enable it at any other time. The USBD will not be able to respond to USB traffic unless HFXO is enabled and stable.

#### 6.33.7.2 Host-initiated resume

Once the host resumes the bus activity, it has to be responsive to incoming requests on the USB bus within the time  $T_{RSMRCY}$  (as defined in chapter 7 of the USB specification) and revert to normal power consumption mode.

If the host resumes bus activity with or without a RESUME condition (in other words: bus activity is defined as any non-J state), the USBD peripheral will generate a USBEVENT event, with RESUME bit set in register EVENTCAUSE. If the host resumes bus activity simply by restarting sending frames, the USBD peripheral will generate SOF events.

#### 6.33.7.3 Device-initiated remote wake-up

Assuming the remote wake-up is supported by the device and enabled by the host, the device can request the host to resume from suspend if wake-up condition is met.

To do so, the HFXO needs to be enabled first. After waking up the HFXO, the software must bring USBD out of the low power mode and into the normal power consumption mode through writing ForceNormal in register LOWPOWER. It can then instruct the USBD peripheral to drive a RESUME condition (K state) on the USB bus by triggering the DPDMDRIVE task, and hence attempt to wake up the host. By choosing Resume in DPDMVALUE, the duration of the RESUME state is under hardware control (t<sub>USB,DRIVEK</sub>). By choosing J or K, the duration of that state is under software control (the J or K state is maintained until a DPDMNODRIVE task is triggered) and has to meet T<sub>DRSMUP</sub> as specified in USB specification chapter 7.

Upon writing the ForceNormal in register LOWPOWER, a USBEVENT event is generated with the USBWUALLOWED bit set in register EVENTCAUSE.

The value in register DPDMVALUE on page 545 will only be captured and used when the DPDMDRIVE task is triggered. This value defines the state the bus will be forced into after the DPDMDRIVE task.

Note that the device shall ensure that it does not initiate a remote wake-up request before T<sub>WTRSM</sub> (according to USB specification chapter 7) after the bus has entered idle state. Using the recommended

NORDIC\*

resume value in DPDMVALUE (rather than K) takes care of this, and postpones the RESUME state accordingly.

### 6.33.8 EasyDMA

The USBD peripheral implements EasyDMA for accessing memory without CPU involvement.

Each endpoint has an associated set of registers, tasks and events. EasyDMA and traffic on USB are tightly related. A number of events provide insight of what is happening on the USB bus, and a number of tasks allow to somewhat automate response to the traffic.

**Note:** Endpoint 0 (IN and OUT) are implemented as control endpoint. For more information, see Control transfers on page 518.

#### Registers

Enabling endpoints is controlled through the EPINEN and EPOUTEN registers.

The following registers define the memory address of the buffer for a specific IN or OUT endpoint:

- EPIN[n].PTR, (n=0..7)
- EPOUT[n].PTR, (n=0..7)
- ISOIN.PTR
- ISOOUT.PTR

The following registers define the amount of bytes to be sent on USB for next transaction:

- EPIN[n].MAXCNT, (n=0..7)
- ISOIN.MAXCNT

The following registers define the length of the buffer (in bytes) for next transfer of incoming data:

- EPOUT[n].MAXCNT, (n=1..7)
- ISOOUT.MAXCNT

Since the host decides how many bytes are sent over USB, the MAXCNT value can be copied from register SIZE.EPOUT[n] (n=1..7) or register SIZE.ISOOUT.

Register EPOUT[0].MAXCNT defines the length of the OUT buffer (in bytes) for the control endpoint 0. If the USB host does not misbehave, register SIZE.EPOUT[0] will indicate the same value as MaxPacketSize from the device descriptor or wLength from the SETUP command, whichever the smallest.

The .AMOUNT registers indicate how many bytes actually have been transferred over EasyDMA during the last transfer.

Stalling bulk/interrupt endpoints is controlled through the EPSTALL register.

**Note:** Due to USB specification requirements, the effect of the stalling control endpoint 0 may be overridden by hardware, in particular when a new SETUP token is received.

EasyDMA will not copy the SETUP data to memory (it will only transfer data from the data stage). Setup data is available as separate registers in the USBD peripheral:

- BMREQUESTTYPE
- BREQUEST
- WVALUEL
- WVALUEH
- WINDEXL
- WINDEXH



- WLENGTHL
- WLENGTHH

EVENTCAUSE register provides details on what caused a given USBEVENT event, for instance if a CRC error is detected during a transaction, or if bus activity stops or resumes.

#### **Tasks**

Tasks STARTEPIN[n], STARTEPOUT[n] (n=0..7), STARTISOIN and STARTISOOUT capture the values for .PTR and .MAXCNT registers. For IN endpoints, a transaction over USB gets automatically triggered when the EasyDMA transfer is complete. For OUT endpoints, it is up to software to allow the next transaction over USB. See the examples in Control transfers on page 518, Bulk and interrupt transactions on page 521 and Isochronous transactions on page 524.

For the control endpoint 0, OUT transactions are allowed through the EPORCVOUT task. The EPOSTATUS task allows a status stage to be initiated, and the EPOSTALL task allows stalling further traffic (data or status stage) on the control endpoint.

#### **Events**

The STARTED event confirms that the values of the .PTR and .MAXCNT registers of the endpoints flagged in register EPSTATUS have been captured. Those can then be modified by software for the next transfer.

Events ENDEPIN[n], ENDEPOUT[n] (n=0..7), ENDISOIN and ENDISOOUT events indicate that the whole buffer has been consumed. The buffer can be accessed safely by the software.

Only a single EasyDMA transfer can take place in USBD at any time. Software must ensure that tasks STARTEPIN[n] (n=0..7), STARTISOIN, STARTEPOUT[n] (n=0..7) or STARTISOOUT are not triggered before events ENDEPIN[n] (n=0..7), ENDISOIN, ENDEPOUT[n] (n=0..7) or ENDISOOUT are received from an ongoing transfer.

The EPDATA event indicates that a successful (acknowledged) data transaction has occurred on the data endpoint(s) flagged in register EPDATASTATUS. A successful (acknowledged) data transaction on endpoint 0 is signalled by the EPODATADONE event.

At any time a USBEVENT event may be sent, with details provided in EVENTCAUSE register.

EPOSETUP event indicates that a SETUP token has been received on the control endpoint 0, and that the setup data is available in registers.

#### 6.33.9 Control transfers

The USB specification mandates every USB device to implement endpoint 0 IN and OUT as control endpoints.

A control transfer consists of two or three stages:

- Setup stage
- Data stage (optional)
- Status stage

Each control transfer can be one of following types:

- Control read
- · Control read no data
- Control write
- Control write no data

An EPOSETUP event indicates that the data in the setup stage (following the SETUP token) is available in registers.



The data in the data stage (following the IN or OUT token) is transferred from or to the desired location using EasyDMA.

The control endpoint buffer can be of any size.

After receiving the SETUP token, the USB controller will not accept (NAK) any incoming IN or OUT tokens until the software has finished decoding the command, determining the type of transfer, and preparing for the next stage (data or status) appropriately.

The software can choose to stall a command (in both data and status stages) through the EPOSTALL task, for instance if the command is not supported, or its wValue, wIndex or wLength parameters are wrong. A stalled control read transfer is illustrated below, but the same mechanism (same tasks) applies to stalling a control write transfer (not illustrated):




Figure 182: Control read gets stalled

See chapter 9 of the USB specification and relevant class specifications for rules on when to stall a command.

**Note:** The USBD peripheral handles the SetAddress transfer by itself. As a consequence, the software shall not process this command other than updating its state machine (see Device state diagram), nor initiate a status stage. If necessary, the address assigned by the host can be read out from the USBADDR register after the command has been processed.

#### 6.33.9.1 Control read transfer

This section describes how the software behaves to respond to a control read transfer.

As mentioned earlier, the USB controller will not accept (NAK) any incoming IN tokens until software has finished decoding the command, determining the type of transfer, and preparing for the next stage (data or status) appropriately.

For a control read, transferring the data from memory into USBD will trigger a valid, acknowledged (ACK) IN transaction on USB.

The software has to prepare EasyDMA by pointing to the buffer containing the data to be transferred. If no other EasyDMA transfers are on-going with USBD, the software can send the STARTEPINO task, which will initiate the data transfer and transaction on USB.



A STARTED event (with EPINO bit set in the EPSTATUS register) will be generated as soon as the EPIN[0].PTR and .MAXCNT registers have been captured. Software may then prepare them for the next data transaction.

An ENDEPIN[0] event will be generated when the data has been transferred from memory to the USBD peripheral.

Finally, an EPODATADONE event will be generated when the data has been transmitted over USB and acknowledged by the host.

The software can then either prepare and transmit the next data transaction by repeating the above sequence, or initiate the status stage through the EPOSTATUS task.




Figure 183: Control read transfer

Note the possibility to enable a shortcut from the EPODATADONE event to the EPOSTATUS task, typically if the data stage is expected to take a single transfer. If there is no data stage, the software can initiate the status stage through the EPOSTATUS task right away, as illustrated below:




Figure 184: Control read no data transfer

#### 6.33.9.2 Control write transfer

This section describes how the software responds to a control write transfer.

The software has to prepare EasyDMA by pointing to the buffer in memory that shall contain the incoming data. If no other EasyDMA transfers are on-going with USBD, the software can then send the EPORCVOUT task, which will make USBD acknowledge (ACK) the first OUT+DATA transaction from the host.

An EPODATADONE event will be generated when a new OUT+DATA has been transmitted over USB, and is about to get acknowledged by the device.

A STARTED event (with EPOUT0 bit set in the EPSTATUS register) will be generated as soon as the EPOUT[0].PTR and .MAXCNT registers have been captured, after receiving the first transaction. Software may then prepare them for the next data transaction.

An ENDEPOUT[0] event will be generated when the data has been transferred from the USBD peripheral to memory. The software can then either prepare to receive the next data transaction by repeating the above sequence, or initiate the status stage through the EPOSTATUS task. Until then, further incoming OUT +DATA transactions get a NAK response by the device.




Figure 185: Control write transfer




Figure 186: Control write no data transfer

## 6.33.10 Bulk and interrupt transactions

The USBD peripheral implements seven pairs of bulk/interrupt endpoints.

The bulk/interrupt endpoints have a fixed USB endpoint number, summarized in the table below.

Bulk endpoint #	USB IN endpoint	USB OUT endpoint
[1]	0x81	0x01
[2]	0x82	0x02
[3]	0x83	0x03
[4]	0x84	0x04
[5]	0x85	0x05
[6]	0x86	0x06
[7]	0x87	0x07

Table 132: Bulk/interrupt endpoint numbering

A bulk/interrupt transaction consists of a single data stage. Two consecutive, successful transactions are distinguished through alternating leading process ID (PID): DATA0 follows DATA1, DATA1 follows DATA0,



etc. A repeated transaction is detected by re-using the same PID as previous transaction, i.e DATA0 follows DATA0, or DATA1 follows DATA1.

The USBD controller automatically toggles DATAO/DATA1 PIDs for every bulk/interrupt transaction, and in general software does not need to care about it.

If an incoming data is corrupted (CRC does not match), the USBD controller automatically prevents DATA0/DATA1 from toggling, to request the host to resend the data.

In some specific cases, the software may want to force a data toggle (usually reset) on a specific IN endpoint, or force the expected toggle on an OUT endpoint, for instance as a consequence of the host issuing ClearFeature, SetInterface or selecting an alternate setting. Controlling the data toggle of data IN or OUT endpoint n (n=1..7) is done through register DTOGGLE.

The bulk/interrupt transaction in USB full-speed can be of any size up to 64 bytes, and it has to be a multiple of 4 bytes and 32-bit aligned in memory.

When the transaction is done over USB, an EPDATA event is generated. The hardware will then automatically respond with NAK to all incoming IN tokens until the software is ready to send more data and has finished configuring the EasyDMA, started it, and the whole buffer content has been moved to USB controller (signalled by the ENDEPIN[n] event).

Each IN or OUT data endpoint has to be explicitly enabled by software through register EPINEN or EPOUTEN, according to the configuration declared by the device and selected by the host through the **SetConfig** command.

A disabled data endpoint will not respond to any traffic from the host. An enabled data endpoint will normally respond NAK or ACK (depending on the readiness of the buffers), or STALL (if configured in register EPSTALL), in which case the endpoint is asked to halt). The halted (or not) state of a given endpoint can be read back from register HALTED.EPIN[n] or HALTED.EPOUT[n]. The format of the returned 16-bit value can be copied as is as response to a GetStatusEndpoint request from the host.

Note that enabling or disabling an endpoint will not change its halted state. However, a USB reset will disable and clear the halted state of all data endpoints.

The control endpoint 0 IN and OUT can also be enabled and/or halted using the same mechanisms, but due to USB specification, receiving a SETUP will override its state.

#### 6.33.10.1 Bulk and interrupt IN transaction

The host issues IN tokens to receive bulk/interrupt data. In order to send data, the software has to enable the endpoint and prepare an EasyDMA transfer on the desired endpoint.

Bulk/interrupt IN endpoints are enabled or disabled through their respective INn bit (n=1..7) in EPINEN register.

It is also possible to stall or un-stall an endpoint through the EPSTALL register.






Figure 187: Bulk/interrupt IN transaction

It is possible (and in some situations it is required) to respond to an IN token with a zero-length data packet.

**Note:** On many USB hosts, not responding (DATA+ACK or NAK) to three IN tokens on an interrupt endpoint would have the host disable that endpoint as a consequence. Re-enumerating the device (unplug-replug) may be required to restore functionality. Make sure that the relevant data endpoints are enabled for normal operation as soon as the device gets configured through a **SetConfig** request.

## 6.33.10.2 Bulk and interrupt OUT transaction

When the host wants to transmit bulk/interrupt data, it issues an OUT token (packet) followed by a DATA packet on a given endpoint n (n=1..7).

A NAK is returned until the software writes any value to register SIZE.EPOUT[n], indicating that the content of the local buffer can be overwritten. Upon receiving the next OUT+DATA transaction, an ACK is returned to the host while an EPDATA event is generated (and the EPDATASTATUS register flags are set to indicate on which endpoint this happened). Once the EasyDMA is prepared and enabled, by writing the EPOUT[n] registers and triggering the STARTEPOUT[n] task, the incoming data will be transferred to memory. Until that transfer is finished, the hardware will automatically NAK any other incoming OUT+DATA packets. Only when the EasyDMA transfer is done (signalled by the ENDEPOUT[n] event), or as soon as any values are written by the software in register SIZE.EPOUT[n], the endpoint n will accept incoming OUT+DATA again.

It is allowed for the host to send zero-length data packets.

Bulk/interrupt OUT endpoints are enabled or disabled through their respective OUTn bit (n=1..7) in the EPOUTEN register. It is also possible to stall or un-stall an endpoint through the EPSTALL register.






Figure 188: Bulk/interrupt OUT transaction

### 6.33.11 Isochronous transactions

The USBD peripheral implements isochronous (ISO) endpoints.

The ISO endpoints have a fixed USB endpoint number, summarized in the table below.

ISO endpoint #	USB IN endpoint	USB OUT endpoint
[0]	0x88	0x08

Table 133: Isochronous endpoint numbering

An isochronous transaction consists of a single, non-acknowledged data stage. The host sends out a start of frame at a regular interval (1 ms), and data follows IN or OUT tokens within each frame.

EasyDMA allows transferring ISO data directly from and to memory. EasyDMA transfers must be initiated by the software, which can synchronize with the SOF (start of frame) events.

Because the timing of the start of frame is very accurate, the SOF event can be used for instance to synchronize a local timer through the SOF event and PPI. The SOF event gets synchronized to the 16 MHz clock prior to being made available to the PPI.

Every start of frame increments a free-running counter, which can be read by software through the FRAMECNTR register.

Each IN or OUT ISO data endpoint has to be explicitly enabled by software through register EPINEN or EPOUTEN, according to the configuration declared by the device and selected by the host through the SetConfig command. A disabled ISO IN data endpoint will not respond to any traffic from the host. A disabled ISO OUT data endpoint will ignore any incoming traffic from the host.

The USBD peripheral has an internal 1 kB buffer associated with ISO endpoints. The user can either allocate the full amount to the IN or the OUT endpoint, or split the buffer allocation between the two using register ISOSPLIT.

The internal buffer also sets the maximum size of the ISO OUT and ISO IN transfers: 1023 bytes when the full buffer is dedicated to either ISO OUT or ISO IN, and half when the buffer is split between the two.

#### 6.33.11.1 Isochronous IN transaction

When the host wants to receive isochronous (ISO) data, it issues an IN token on the isochronous endpoint.

After the data has been transferred using the EasyDMA, the USB controller on the isochronous IN endpoint responds to the IN token with the transferred data using the ISOIN.MAXCNT for the size of the packet.

The ISO IN data endpoint has to be explicitly enabled by software through the ISOINO bit in register EPINEN.

When an ISO IN endpoint is enabled and no data transferred with EasyDMA, the response of the USBD depends on the setting of the RESPONSE field in register ISOINCONFIG - it can either provide no response to an IN token or respond with a zero-length data.

If the EasyDMA transfer on the isochronous endpoint is not completed before the next SOF event, the result of the transfer is undefined.

The maximum size of an ISO IN transfer in USB full-speed is 1023 bytes, and the data buffer has to be a multiple of 4 bytes 32-bit aligned in memory. However, the amount of bytes transferred on the USB data endpoint can be of any size (up to 1023 bytes, if not shared with an OUT ISO endpoint).




Figure 189: Isochronous IN transfer

#### 6.33.11.2 Isochronous OUT transaction

When the host wants to send isochronous (ISO) data, it issues an OUT token on the isochronous endpoint, followed by data.

The ISO OUT data endpoint has to be explicitly enabled by software through the ISOOUT0 bit in register EPOUTEN.

The amount of last received ISO OUT data is provided in the SIZE.ISOOUT register. Software shall interpret the ZERO and SIZE fields as follows:

ZERO	SIZE	Last received data size
Normal	0	No data received at all
Normal	11023	11023 bytes of data received
ZeroData	(not of interest)	Zero-length data packet received

Table 134: ISO OUT incoming data size

When EasyDMA is prepared and started, triggering a STARTISOOUT task initiates an EasyDMA transfer to memory. Software shall synchronize ISO OUT transfers with the SOF events. EasyDMA uses the address in ISOOUT.PTR and size in ISOOUT.MAXCNT for every new transfer.

If the EasyDMA transfer on the isochronous endpoint is not completed before the next SOF event, the result of the transfer is undefined.

The maximum size of an isochronous OUT transfer in USB full-speed is 1023 bytes, and the data buffer has to be a multiple of 4 bytes and 32-bit aligned in Data RAM. However, the amount of bytes transferred on the USB data endpoint can be of any size (up to 1023 bytes if not shared with an IN ISO endpoint).



If the last received ISO data packet is corrupted (wrong CRC), the USB controller generates an USBEVENT event (at the same time as SOF) and indicates a CRC error on ISOOUTCRC in register EVENTCAUSE. EasyDMA will transfer the data anyway if it has been set up properly.




Figure 190: Isochronous OUT transfer

## 6.33.12 USB register access limitations

Some of the registers in USBD cannot be accessed in specific conditions.

This may be the case when USBD is not enabled (using the ENABLE register) and ready (signalled by the READY bit in EVENTCAUSE after a USBEVENT event), or when USBD is in low power mode while the USB bus is suspended.

Triggering any tasks, including the tasks triggered through the PPI, is affected by this behavior. In addition, the following registers are affected:

- HALTED.EPIN[0..7]
- HALTED.EPOUT[0..7]
- USBADDR
- BMREQUESTTYPE
- BREQUEST
- WVALUEL
- WVALUEH
- WINDEXL
- WINDEXH
- WLENGTHL
- WLENGTHH
- SIZE.EPOUT[0..7]
- SIZE.ISOOUT
- USBPULLUP
- DTOGGLE



- EPINEN
- EPOUTEN
- EPSTALL
- ISOSPLIT
- FRAMECNTR

# 6.33.13 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40027000	USBD	USBD	Universal serial bus device	

Table 135: Instances

Register	Offset	Description	
TASKS_STARTEPIN[0]	0x004	Captures the EPIN[0].PTR and EPIN[0].MAXCNT registers values, and enables endpoint IN 0 to	
		respond to traffic from host	
TASKS_STARTEPIN[1]	0x008	Captures the EPIN[1].PTR and EPIN[1].MAXCNT registers values, and enables endpoint IN 1 to	
		respond to traffic from host	
TASKS_STARTEPIN[2]	0x00C	Captures the EPIN[2].PTR and EPIN[2].MAXCNT registers values, and enables endpoint IN 2 to	
		respond to traffic from host	
TASKS_STARTEPIN[3]	0x010	Captures the EPIN[3].PTR and EPIN[3].MAXCNT registers values, and enables endpoint IN 3 to	
		respond to traffic from host	
TASKS_STARTEPIN[4]	0x014	Captures the EPIN[4].PTR and EPIN[4].MAXCNT registers values, and enables endpoint IN 4 to	
		respond to traffic from host	
TASKS_STARTEPIN[5]	0x018	Captures the EPIN[5].PTR and EPIN[5].MAXCNT registers values, and enables endpoint IN 5 to	
		respond to traffic from host	
TASKS_STARTEPIN[6]	0x01C	Captures the EPIN[6].PTR and EPIN[6].MAXCNT registers values, and enables endpoint IN 6 to	
		respond to traffic from host	
TASKS_STARTEPIN[7]	0x020	Captures the EPIN[7].PTR and EPIN[7].MAXCNT registers values, and enables endpoint IN 7 to	
		respond to traffic from host	
TASKS_STARTISOIN	0x024	Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data on ISO	
		endpoint	
TASKS_STARTEPOUT[0]	0x028	Captures the EPOUT[0].PTR and EPOUT[0].MAXCNT registers values, and enables endpoint 0 to	
		respond to traffic from host	
TASKS_STARTEPOUT[1]	0x02C	Captures the EPOUT[1].PTR and EPOUT[1].MAXCNT registers values, and enables endpoint 1 to	
		respond to traffic from host	
TASKS_STARTEPOUT[2]	0x030	Captures the EPOUT[2].PTR and EPOUT[2].MAXCNT registers values, and enables endpoint 2 to	
		respond to traffic from host	
TASKS_STARTEPOUT[3]	0x034	Captures the EPOUT[3].PTR and EPOUT[3].MAXCNT registers values, and enables endpoint 3 to	
		respond to traffic from host	
TASKS_STARTEPOUT[4]	0x038	Captures the EPOUT[4].PTR and EPOUT[4].MAXCNT registers values, and enables endpoint 4 to	
		respond to traffic from host	
TASKS_STARTEPOUT[5]	0x03C	Captures the EPOUT[5].PTR and EPOUT[5].MAXCNT registers values, and enables endpoint 5 to	
		respond to traffic from host	
TASKS_STARTEPOUT[6]	0x040	Captures the EPOUT[6].PTR and EPOUT[6].MAXCNT registers values, and enables endpoint 6 to	
		respond to traffic from host	
TASKS_STARTEPOUT[7]	0x044	Captures the EPOUT[7].PTR and EPOUT[7].MAXCNT registers values, and enables endpoint 7 to	
		respond to traffic from host	
TASKS_STARTISOOUT	0x048	Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving of data	
		on ISO endpoint	
TASKS_EPORCVOUT	0x04C	Allows OUT data stage on control endpoint 0	
TASKS_EPOSTATUS	0x050	Allows status stage on control endpoint 0	
TASKS_EPOSTALL	0x054	Stalls data and status stage on control endpoint 0	





Register	Offset	Description
TASKS_DPDMDRIVE	0x058	Forces D+ and D- lines into the state defined in the DPDMVALUE register
TASKS_DPDMNODRIVE	0x05C	Stops forcing D+ and D- lines into any state (USB engine takes control)
EVENTS_USBRESET	0x100	Signals that a USB reset condition has been detected on USB lines
EVENTS_STARTED	0x104	Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and EPOUT[n].MAXCNT
		registers have been captured on all endpoints reported in the EPSTATUS register
EVENTS_ENDEPIN[0]	0x108	The whole EPIN[0] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[1]	0x10C	The whole EPIN[1] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[2]	0x110	The whole EPIN[2] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[3]	0x114	The whole EPIN[3] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[4]	0x118	The whole EPIN[4] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[5]	0x11C	The whole EPIN[5] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[6]	0x120	The whole EPIN[6] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[7]	0x124	The whole EPIN[7] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS EPODATADONE	0x128	An acknowledged data transfer has taken place on the control endpoint
EVENTS_ENDISOIN	0x12C	The whole ISOIN buffer has been consumed. The buffer can be accessed safely by software.
EVENTS ENDEPOUT[0]	0x130	The whole EPOUT[0] buffer has been consumed. The buffer can be accessed safely by
		software.
EVENTS_ENDEPOUT[1]	0x134	The whole EPOUT[1] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS ENDEPOUT[2]	0x138	The whole EPOUT[2] buffer has been consumed. The buffer can be accessed safely by
		software.
EVENTS_ENDEPOUT[3]	0x13C	The whole EPOUT[3] buffer has been consumed. The buffer can be accessed safely by
		software.
EVENTS_ENDEPOUT[4]	0x140	The whole EPOUT[4] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[5]	0x144	The whole EPOUT[5] buffer has been consumed. The buffer can be accessed safely by
	****	software.
EVENTS_ENDEPOUT[6]	0x148	The whole EPOUT[6] buffer has been consumed. The buffer can be accessed safely by
12 11 11		software.
EVENTS_ENDEPOUT[7]	0x14C	The whole EPOUT[7] buffer has been consumed. The buffer can be accessed safely by
		software.
EVENTS ENDISOOUT	0x150	The whole ISOOUT buffer has been consumed. The buffer can be accessed safely by software.
EVENTS SOF	0x154	Signals that a SOF (start of frame) condition has been detected on USB lines
EVENTS USBEVENT	0x158	An event or an error not covered by specific events has occurred. Check EVENTCAUSE register
	0.130	to find the cause.
EVENTS_EPOSETUP	0x15C	A valid SETUP token has been received (and acknowledged) on the control endpoint
EVENTS_EPDATA	0x160	A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS register
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVENTCAUSE	0x400	Details on what caused the USBEVENT event
HALTED.EPIN[0]	0x420	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[1]	0x424	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[2]	0x428	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[3]	0x42C	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[4]	0x430	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[5]	0x434	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[6]	0x438	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[7]	0x43C	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[0]	0x444	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to
. ,		endpoint.



Register	Offset	Description
HALTED.EPOUT[1]	0x448	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to
		endpoint.
HALTED.EPOUT[2]	0x44C	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to
		endpoint.
HALTED.EPOUT[3]	0x450	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to
		endpoint.
HALTED.EPOUT[4]	0x454	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to
		endpoint.
HALTED.EPOUT[5]	0x458	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to
		endpoint.
HALTED.EPOUT[6]	0x45C	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to
		endpoint.
HALTED.EPOUT[7]	0x460	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to
		endpoint.
EPSTATUS	0x468	Provides information on which endpoint's EasyDMA registers have been captured
EPDATASTATUS	0x46C	Provides information on which endpoint(s) an acknowledged data transfer has occurred
		(EPDATA event)
USBADDR	0x470	Device USB address
BMREQUESTTYPE	0x480	SETUP data, byte 0, bmRequestType
BREQUEST	0x484	SETUP data, byte 1, bRequest
WVALUEL	0x488	SETUP data, byte 2, LSB of wValue
WVALUEH	0x48C	SETUP data, byte 3, MSB of wValue
WINDEXL	0x490	SETUP data, byte 4, LSB of windex
WINDEXH	0x494	SETUP data, byte 5, MSB of windex
WLENGTHL	0x498	SETUP data, byte 6, LSB of wLength
WLENGTHH	0x49C	SETUP data, byte 7, MSB of wLength
SIZE.EPOUT[0]	0x4A0	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[1]	0x4A4	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[2]	0x4A8	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[3]	0x4AC	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[4]	0x4B0	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[5]	0x4B4	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[6]	0x4B8	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[7]	0x4BC	Number of bytes received last in the data stage of this OUT endpoint
SIZE.ISOOUT	0x4C0	Number of bytes received last on this ISO OUT data endpoint
ENABLE	0x500	Enable USB
USBPULLUP	0x504	Control of the USB pull-up
DPDMVALUE	0x508	State D+ and D- lines will be forced into by the DPDMDRIVE task. The DPDMNODRIVE task
		reverts the control of the lines to MAC IP (no forcing).
DTOGGLE	0x50C	Data toggle control and status
EPINEN	0x510	Endpoint IN enable
EPOUTEN	0x514	Endpoint OUT enable
EPSTALL	0x518	STALL endpoints
ISOSPLIT	0x51C	Controls the split of ISO buffers
FRAMECNTR	0x520	Returns the current value of the start of frame counter
LOWPOWER	0x52C	Controls USBD peripheral low power mode during USB suspend
ISOINCONFIG	0x530	Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent
EPIN[0].PTR	0x600	Data pointer
EPIN[0].MAXCNT	0x604	Maximum number of bytes to transfer
EPIN[0].AMOUNT	0x608	Number of bytes transferred in the last transaction
EPIN[1].PTR	0x614	Data pointer
EPIN[1].MAXCNT	0x618	Maximum number of bytes to transfer
EPIN[1].AMOUNT	0x61C	Number of bytes transferred in the last transaction



Register	Offset	Description
EPIN[2].PTR	0x628	Data pointer
EPIN[2].MAXCNT	0x62C	Maximum number of bytes to transfer
EPIN[2].AMOUNT	0x630	Number of bytes transferred in the last transaction
EPIN[3].PTR	0x63C	Data pointer
EPIN[3].MAXCNT	0x640	Maximum number of bytes to transfer
EPIN[3].AMOUNT	0x644	Number of bytes transferred in the last transaction
EPIN[4].PTR	0x650	Data pointer
EPIN[4].MAXCNT	0x654	Maximum number of bytes to transfer
EPIN[4].AMOUNT	0x658	Number of bytes transferred in the last transaction
EPIN[5].PTR	0x664	Data pointer
EPIN[5].MAXCNT	0x668	Maximum number of bytes to transfer
EPIN[5].AMOUNT	0x66C	Number of bytes transferred in the last transaction
EPIN[6].PTR	0x678	Data pointer
EPIN[6].MAXCNT	0x67C	Maximum number of bytes to transfer
EPIN[6].AMOUNT	0x680	Number of bytes transferred in the last transaction
EPIN[7].PTR	0x68C	Data pointer
EPIN[7].MAXCNT	0x690	Maximum number of bytes to transfer
EPIN[7].AMOUNT	0x694	Number of bytes transferred in the last transaction
ISOIN.PTR	0x6A0	Data pointer
ISOIN.MAXCNT	0x6A4	Maximum number of bytes to transfer
ISOIN.AMOUNT	0x6A8	Number of bytes transferred in the last transaction
EPOUT[0].PTR	0x700	Data pointer
EPOUT[0].MAXCNT	0x704	Maximum number of bytes to transfer
EPOUT[0].AMOUNT	0x708	Number of bytes transferred in the last transaction
EPOUT[1].PTR	0x714	Data pointer
EPOUT[1].MAXCNT	0x718	Maximum number of bytes to transfer
EPOUT[1].AMOUNT	0x71C	Number of bytes transferred in the last transaction
EPOUT[2].PTR	0x728	Data pointer
EPOUT[2].MAXCNT	0x72C	Maximum number of bytes to transfer
EPOUT[2].AMOUNT	0x730	Number of bytes transferred in the last transaction
EPOUT[3].PTR	0x73C	Data pointer
EPOUT[3].MAXCNT	0x740	Maximum number of bytes to transfer
EPOUT[3].AMOUNT	0x744	Number of bytes transferred in the last transaction
EPOUT[4].PTR	0x750	Data pointer
EPOUT[4].MAXCNT	0x754	Maximum number of bytes to transfer
EPOUT[4].AMOUNT	0x758	Number of bytes transferred in the last transaction
EPOUT[5].PTR	0x764	Data pointer
EPOUT[5].MAXCNT	0x768	Maximum number of bytes to transfer
EPOUT[5].AMOUNT	0x76C	Number of bytes transferred in the last transaction
EPOUT[6].PTR	0x778	Data pointer
EPOUT[6].MAXCNT	0x77C	Maximum number of bytes to transfer
EPOUT[6].AMOUNT	0x780	Number of bytes transferred in the last transaction
EPOUT[7].PTR	0x78C	Data pointer
EPOUT[7].MAXCNT	0x790	Maximum number of bytes to transfer
EPOUT[7].AMOUNT	0x794	Number of bytes transferred in the last transaction
ISOOUT.PTR	0x7A0	Data pointer
ISOOUT.MAXCNT	0x7A4	Maximum number of bytes to transfer
ISOOUT.AMOUNT	0x7A8	Number of bytes transferred in the last transaction
	27.0	,


Table 136: Register overview

## 6.33.13.1 TASKS\_STARTEPIN[n] (n=0..7)

Address offset:  $0x004 + (n \times 0x4)$ 




Captures the EPIN[n].PTR and EPIN[n].MAXCNT registers values, and enables endpoint IN n to respond to traffic from host



## 6.33.13.2 TASKS STARTISOIN

Address offset: 0x024


Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data on ISO endpoint



## 6.33.13.3 TASKS STARTEPOUT[n] (n=0..7)

Address offset:  $0x028 + (n \times 0x4)$ 

Captures the EPOUT[n].PTR and EPOUT[n].MAXCNT registers values, and enables endpoint n to respond to traffic from host




### 6.33.13.4 TASKS\_STARTISOOUT

Address offset: 0x048

Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving of data on ISO endpoint





## 6.33.13.5 TASKS\_EPORCVOUT

Address offset: 0x04C


Allows OUT data stage on control endpoint 0

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	W TASKS_EPORCVOUT			Allows OUT data stage on control endpoint 0
Trigger		1	Trigger task	

## 6.33.13.6 TASKS\_EPOSTATUS

Address offset: 0x050


Allows status stage on control endpoint 0



## 6.33.13.7 TASKS\_EPOSTALL

Address offset: 0x054

Stalls data and status stage on control endpoint 0



### 6.33.13.8 TASKS DPDMDRIVE

Address offset: 0x058

Forces D+ and D- lines into the state defined in the DPDMVALUE register




Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (	)
ID				٨
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	)
ID Acce Field				ı
A W TASKS_DPDMDRIVE			Forces D+ and D- lines into the state defined in the	
			DPDMVALUE register	
	Trigger	1	Trigger task	

## 6.33.13.9 TASKS DPDMNODRIVE

Address offset: 0x05C


Stops forcing D+ and D- lines into any state (USB engine takes control)



## 6.33.13.10 EVENTS\_USBRESET

Address offset: 0x100


Signals that a USB reset condition has been detected on USB lines



### 6.33.13.11 EVENTS STARTED

Address offset: 0x104

Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and EPOUT[n].MAXCNT registers have been captured on all endpoints reported in the EPSTATUS register






## 6.33.13.12 EVENTS\_ENDEPIN[n] (n=0..7)

Address offset:  $0x108 + (n \times 0x4)$ 


The whole EPIN[n] buffer has been consumed. The buffer can be accessed safely by software.



## 6.33.13.13 EVENTS\_EPODATADONE

Address offset: 0x128


An acknowledged data transfer has taken place on the control endpoint



### 6.33.13.14 EVENTS ENDISOIN

Address offset: 0x12C

The whole ISOIN buffer has been consumed. The buffer can be accessed safely by software.



## 6.33.13.15 EVENTS\_ENDEPOUT[n] (n=0..7)

Address offset:  $0x130 + (n \times 0x4)$ 

The whole EPOUT[n] buffer has been consumed. The buffer can be accessed safely by software.




Bit n	umber		31 30 2	29 28	3 27	26 2	5 2	4 23	22	21	20 1	19 1	8 17	7 16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
ID																												Α
Rese	t 0x00000000		0 0	0 0	0	0 (	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0
ID																												
Α	RW EVENTS_ENDEPOUT							Tł	ne w	hol	e El	POU	T[n	] bu	ıffeı	r ha	s be	en d	cons	um	ed.	The	e bu	ıffe	r			
								ca	n b	e ac	ces	sed	safe	ely b	oy s	oftv	vare	<u>.</u>										
		NotGenerated	0					E٧	ent	not	ge	nera	ted															
		Generated	1					E٧	ent	gen	era	ted																

## 6.33.13.16 EVENTS\_ENDISOOUT

Address offset: 0x150


The whole ISOOUT buffer has been consumed. The buffer can be accessed safely by software.



### 6.33.13.17 EVENTS SOF

Address offset: 0x154


Signals that a SOF (start of frame) condition has been detected on USB lines



## 6.33.13.18 EVENTS\_USBEVENT

Address offset: 0x158

An event or an error not covered by specific events has occurred. Check EVENTCAUSE register to find the cause.








## 6.33.13.19 EVENTS\_EPOSETUP

Address offset: 0x15C


A valid SETUP token has been received (and acknowledged) on the control endpoint



## 6.33.13.20 EVENTS\_EPDATA

Address offset: 0x160

A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS register



#### 6.33.13.21 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number			31 30 29 28 27 2	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6								
ID					EDCBA							
Reset 0x00000000		0 0 0 0 0 0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
A RW EPODATADONE_STARTEPINO				Shortcut between event EPODATADONE and task								
					STARTEPIN[0]							
Disabled		Disabled	0		Disable shortcut							
		Enabled	1		Enable shortcut							
В	B RW EPODATADONE_STARTEP				Shortcut between event EPODATADONE and task							
					STARTEPOUT[0]							
		Disabled	0		Disable shortcut							
		Enabled	1		Enable shortcut							
С	RW EPODATADONE_E	POSTATUS		Shortcut between event EPODATADONE and task EPO								
		Disabled	0		Disable shortcut							
		Enabled	1		Enable shortcut							
D	RW ENDEPOUTO_EPO	STATUS			Shortcut between event ENDEPOUT[0] and task EPOSTATUS							
		Disabled	0		Disable shortcut							
		Enabled	1		Enable shortcut							
Ε	RW ENDEPOUTO_EPO	RCVOUT			Shortcut between event ENDEPOUT[0] and task EPORCVOUT							



Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			E D C B A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
	Disabled	0	Disable shortcut
	Enabled	1	Enable shortcut

### 6.33.13.22 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			Υ	/XWVUTSRQPONMLKJIHGFEDCBA
	t 0x0000000			000000000000000000000000000000000000000
ID				
A	RW USBRESET			Enable or disable interrupt for event USBRESET
		Disabled	0	Disable
		Enabled	1	Enable
В	RW STARTED			Enable or disable interrupt for event STARTED
		Disabled	0	Disable
		Enabled	1	Enable
C-J	RW ENDEPIN[i] (i=07)			Enable or disable interrupt for event ENDEPIN[i]
		Disabled	0	Disable
		Enabled	1	Enable
K	RW EPODATADONE			Enable or disable interrupt for event EPODATADONE
		Disabled	0	Disable
		Enabled	1	Enable
L	RW ENDISOIN			Enable or disable interrupt for event ENDISOIN
		Disabled	0	Disable
		Enabled	1	Enable
M-T	RW ENDEPOUT[i] (i=07)			Enable or disable interrupt for event ENDEPOUT[i]
		Disabled	0	Disable
		Enabled	1	Enable
U	RW ENDISOOUT			Enable or disable interrupt for event ENDISOOUT
		Disabled	0	Disable
		Enabled	1	Enable
V	RW SOF			Enable or disable interrupt for event SOF
		Disabled	0	Disable
		Enabled	1	Enable
W	RW USBEVENT			Enable or disable interrupt for event USBEVENT
		Disabled	0	Disable
		Enabled	1	Enable
Χ	RW EPOSETUP			Enable or disable interrupt for event EPOSETUP
		Disabled	0	Disable
		Enabled	1	Enable
Υ	RW EPDATA			Enable or disable interrupt for event EPDATA
		Disabled	0	Disable
		Enabled	1	Enable

## 6.33.13.23 INTENSET

Address offset: 0x304



## Enable interrupt

Bit ni	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			Y	XWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW USBRESET			Write '1' to enable interrupt for event USBRESET
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW STARTED			Write '1' to enable interrupt for event STARTED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C-J	RW ENDEPIN[i] (i=07)			Write '1' to enable interrupt for event ENDEPIN[i]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW EPODATADONE			Write '1' to enable interrupt for event EPODATADONE
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW ENDISOIN			Write '1' to enable interrupt for event ENDISOIN
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
M-T	RW ENDEPOUT[i] (i=07)			Write '1' to enable interrupt for event ENDEPOUT[i]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
U	RW ENDISOOUT			Write '1' to enable interrupt for event ENDISOOUT
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
V	RW SOF			Write '1' to enable interrupt for event SOF
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
W	RW USBEVENT			Write '1' to enable interrupt for event USBEVENT
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Χ	RW EPOSETUP			Write '1' to enable interrupt for event EPOSETUP
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Υ	RW EPDATA			Write '1' to enable interrupt for event EPDATA
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.33.13.24 INTENCLR

Address offset: 0x308



## Disable interrupt


Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			Y	XWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW USBRESET			Write '1' to disable interrupt for event USBRESET
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW STARTED			Write '1' to disable interrupt for event STARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
C-J	RW ENDEPIN[i] (i=07)			Write '1' to disable interrupt for event ENDEPIN[i]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW EPODATADONE			Write '1' to disable interrupt for event EPODATADONE
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW ENDISOIN			Write '1' to disable interrupt for event ENDISOIN
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
M-T	RW ENDEPOUT[i] (i=07)			Write '1' to disable interrupt for event ENDEPOUT[i]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
U	RW ENDISOOUT			Write '1' to disable interrupt for event ENDISOOUT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
V	RW SOF			Write '1' to disable interrupt for event SOF
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
W	RW USBEVENT			Write '1' to disable interrupt for event USBEVENT
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Χ	RW EPOSETUP			Write '1' to disable interrupt for event EPOSETUP
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Υ	RW EPDATA			Write '1' to disable interrupt for event EPDATA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

## 6.33.13.25 EVENTCAUSE

Address offset: 0x400




#### Details on what caused the USBEVENT event



## 6.33.13.26 HALTED.EPIN[n] (n=0..7)

Address offset:  $0x420 + (n \times 0x4)$ 

IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



### 6.33.13.27 HALTED.EPOUT[n] (n=0..7)

Address offset:  $0x444 + (n \times 0x4)$ 

OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



Bit number		31 30 29	28 27	7 26 2	25 24	4 23 :	22 2	1 20	19 :	18 17	7 16	15	14 1	3 12	11	10 9	8 (	7	6	5	4	3 2	1	0
ID												Α	A A	4 A	Α	A A	A	Α	Α	Α	Α /	A A	Α	Α
Reset 0x00000000		0 0 0	0 0	0	0 0	0	0 (	0 0	0	0 0	0	0	0 (	0 0	0	0 (	0	0	0	0	0 (	0	0	0
ID Acce Field Va																								
A R GETSTATUS						OU	T en	dpo	int h	alte	d sta	itus	. Caı	n be	use	d as	is a	res	spo	nse				
						to a	a Ge	tSta	tus()	requ	uest	to e	endp	ooint	t.									
No	otHalted	0				End	dpoi	nt is	not	halte	ed													
Ha	alted	1				Enc	dpoi	nt is	halt	ed														

#### 6.33.13.28 EPSTATUS

Address offset: 0x468

Provides information on which endpoint's EasyDMA registers have been captured

Bit number	31	. 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		R	Q P O N M L K J I H G F E D C B A
Reset 0x00000000	0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Valu			Description
A-I RW EPIN[i] (i=08)			Captured state of endpoint's EasyDMA registers. Write '1' to
			clear.
Not	oata 0		EasyDMA registers have not been captured for this endpoint
Data	aDone 1		EasyDMA registers have been captured for this endpoint
J-R RW EPOUT[i] (i=08)			Captured state of endpoint's EasyDMA registers. Write '1' to
			clear.
Not	oata 0		EasyDMA registers have not been captured for this endpoint
Data	aDone 1		EasyDMA registers have been captured for this endpoint

#### **6.33.13.29 EPDATASTATUS**

Address offset: 0x46C

Provides information on which endpoint(s) an acknowledged data transfer has occurred (EPDATA event)

Bit number		31 30 29 28 27	26 25 2	4 23 2	2 21	20 1	.9 18	3 17	16	15	14 1	3 12	2 11	10	9 8	3 7	6	5	4	3	2 :	1 0
ID				N N	1 L	Κ.	JI	Н								G	F	Ε	D	С	В	Δ
Reset 0x00000000		0 0 0 0 0	0 0 0	0 0	0	0 (	0 0	0	0	0	0 (	0 0	0	0	0 0	0	0	0	0	0	0 (	0 0
ID Acce Field																						
A-G RW EPIN[i] (i=17)				Ackn	owl	edge	d da	ata t	ran	sfer	on	this	IN e	endp	ooin	t. W	rite	'1'	to			
				clear	:																	
	NotDone	0		No a	ckno	owle	dge	d da	ta t	ran	sfer	on t	this	end	poir	t						
	DataDone	1		Ackn	owle	edge	d da	ata t	tran	sfer	on	this	end	lpoi	nt h	as o	ccu	rre	d			
H-N RW EPOUT[i] (i=17)				Ackn	owle	edge	d da	ata t	tran	sfer	on	this	OU.	T en	ndpo	int.	Wr	ite	'1'			
				to cle	ear.																	
	NotStarted	0		No a	cknc	owle	dge	d da	ta t	ran	sfer	on t	this	end	poir	t						
	Started	1		Ackn	owle	edge	d da	ata t	tran	sfer	on	this	end	lpoi	nt h	as o	ccu	rre	d			

#### 6.33.13.30 USBADDR

Address offset: 0x470

Device USB address



A R ADDR	Device USB address
ID Acce Field	Value Description
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### 6.33.13.31 BMREQUESTTYPE

Address offset: 0x480

SETUP data, byte 0, bmRequestType


Bit r	umbe	er		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВВАААА
Rese	et OxO	0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	R	RECIPIENT			Data transfer type
			Device	0	Device
			Interface	1	Interface
			Endpoint	2	Endpoint
			Other	3	Other
В	R	TYPE			Data transfer type
			Standard	0	Standard
			Class	1	Class
			Vendor	2	Vendor
С	R	DIRECTION			Data transfer direction
			HostToDevice	0	Host-to-device
			DeviceToHost	1	Device-to-host

#### 6.33.13.32 BREQUEST

Address offset: 0x484

SETUP data, byte 1, bRequest


Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID		
A R BREQUEST		SETUP data, byte 1, bRequest. Values provided for standard
		requests only, user must implement class and vendor
		values.
STD_GET_STATUS	0	Standard request GET_STATUS
STD_CLEAR_FEATURE	1	Standard request CLEAR_FEATURE
STD_SET_FEATURE	3	Standard request SET_FEATURE
STD_SET_ADDRESS	5	Standard request SET_ADDRESS
STD_GET_DESCRIPTOR	6	Standard request GET_DESCRIPTOR
STD_SET_DESCRIPTOR	7	Standard request SET_DESCRIPTOR
STD_GET_CONFIGURAT	1081	Standard request GET_CONFIGURATION
STD_SET_CONFIGURAT	09	Standard request SET_CONFIGURATION
STD_GET_INTERFACE	10	Standard request GET_INTERFACE
STD_SET_INTERFACE	11	Standard request SET_INTERFACE
STD_SYNCH_FRAME	12	Standard request SYNCH_FRAME



#### 6.33.13.33 WVALUEL

Address offset: 0x488

SETUP data, byte 2, LSB of wValue



#### 6.33.13.34 WVALUEH

Address offset: 0x48C

SETUP data, byte 3, MSB of wValue

A R WVALUEH		SETUP data, b	yte 3, MSB	of wValue	2						
ID Acce Field											
Reset 0x00000000	0 0 0 0 0 0 0	000000	0000	0 0 0	0 0 0 0	0	0 0	0	0	0 0	0 0
ID							A A	A	Α	А А	A A
Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 1	9 18 17 16 1	5 14 13 1	12 11 10 9	8	7 6	5	4	3 2	1 0

#### 6.33.13.35 WINDEXL

Address offset: 0x490

SETUP data, byte 4, LSB of wIndex

A R	WINDEXL							SETI	JP c	data,	byte	e 4, L	SB	of w	Ind	ex										
ID A								Desc																		
Reset 0	00000000	0	0 0	0	0 0	0	0	0 (	0	0 (	0 (	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																				Α	Α	Α	A	4 Α	A A	Α
Bit num	ber	313	30 2	9 28 :	27 2	6 25	24	23 2	2 2:	1 20	19 1	8 17	16	15 1	L4 1	3 12	11 1	10 9	8	7	6	5	4	3 2	2 1	0

#### 6.33.13.36 WINDEXH

Address offset: 0x494

SETUP data, byte 5, MSB of windex


Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value Description
A R WINDEXH	SETUP data, byte 5, MSB of windex

#### 6.33.13.37 WLENGTHL

Address offset: 0x498

SETUP data, byte 6, LSB of wLength






#### 6.33.13.38 WLENGTHH

Address offset: 0x49C

SETUP data, byte 7, MSB of wLength




#### 6.33.13.39 SIZE.EPOUT[n] (n=0..7)

Address offset:  $0x4A0 + (n \times 0x4)$ 

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer



#### 6.33.13.40 SIZE.ISOOUT

Address offset: 0x4C0

Number of bytes received last on this ISO OUT data endpoint

Bit n	umb	ber	r		31 30	29	28	27	26	25 :	24	23 2	22	21	20	19	18	3 1	7 1	6 1	5 1	4 1	13 :	12	11 :	10	9	8	7	6	5	4	3	2	1 (	
ID																			E	3							Α	Α	Α	Α	Α	Α	A .	Д	A A	ĺ
Rese	t Ox	(00	0010000		0 0	0	0	0	0	0	0	0	0	0	0	0	0	C	) 1	L (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
ID												Des																								l
Α	R		SIZE									Nur	mb	er	of	by	es	re	cei	ved	l la	st o	on 1	this	iS(	o c	UT	da	ta							
												end	dpo	oint	t																					
В	R		ZERO									Zer	o-le	enį	gth	da	ta	ра	cke	t re	ece	eive	d													
				Normal	0							No	zei	ro-	len	gtł	n da	ata	re	cei	vec	d, u	se	val	ue	in S	SIZE									
				ZeroData	1							Zer	o-le	en	gth	da	ta	rec	ceiv	/ed	, ig	no	re	valı	ue i	in S	IZE									


#### 6.33.13.41 ENABLE

Address offset: 0x500

**Enable USB** 




After writing Disabled to this register, reading the register will return Enabled until USBD is completely disabled.



#### 6.33.13.42 USBPULLUP

Address offset: 0x504

Control of the USB pull-up



#### 6.33.13.43 DPDMVALUE

Address offset: 0x508

State D+ and D- lines will be forced into by the DPDMDRIVE task. The DPDMNODRIVE task reverts the control of the lines to MAC IP (no forcing).



#### 6.33.13.44 DTOGGLE

Address offset: 0x50C

Data toggle control and status

Write this register first with VALUE=Nop to select the endpoint; then read it to get the status from VALUE, or write it again with VALUE=Data0 or Data1



Bit n	umber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ССВ ААА
Rese	et 0x00000100		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EP			Select bulk endpoint number
В	RW IO			Selects IN or OUT endpoint
		Out	0	Selects OUT endpoint
		In	1	Selects IN endpoint
С	RW VALUE			Data toggle value
		Nop	0	No action on data toggle when writing the register with this
				value
		Data0	1	Data toggle is DATAO on endpoint set by EP and IO
		Data1	2	Data toggle is DATA1 on endpoint set by EP and IO

#### 6.33.13.45 EPINEN

Address offset: 0x510 Endpoint IN enable

Bit number		31 30 2	29 28	3 27	26 2	5 24	23 22	2 21 :	20 1	19 1	8 17	16	15 1	.4 13	3 12	11 :	10 9	8 (	7	6	5	4	3 2	1 0
ID																		- 1	Н	G	F	ЕΙ	С	ВА
Reset 0x00000001		0 0 (	0 0	0	0 0	0	0 0	0	0	0 0	0	0	0 (	0 0	0	0	0 (	0	0	0	0	0 (	0	0 1
ID Acce Field Va																								
A-H RW IN[i] (i=07)							Enab	le IN	l en	dpo	int i													
Di	isable	0					Disal	ole e	ndp	oint	: IN i	(nc	res	pon	se t	o IN	tok	ens)	)					
Er	nable	1					Enab	le er	ndpo	oint	IN i	(res	pon	se t	o IN	tok	ens)							
I RW ISOIN							Enab	le IS	O IN	N en	dpoi	nt												
Di	isable	0					Disal	ole IS	60 II	N er	dpo	int	8											
Er	nable	1					Enab	le IS	O IN	N en	dpoi	nt 8	3											

#### 6.33.13.46 EPOUTEN

Address offset: 0x514 Endpoint OUT enable


Bit number		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			I H G F E D C B A
Reset 0x00000001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A-H RW OUT[i] (i=07)			Enable OUT endpoint i
	Disable	0	Disable endpoint OUT i (no response to OUT tokens)
	Enable	1	Enable endpoint OUT i (response to OUT tokens)
I RW ISOOUT			Enable ISO OUT endpoint 8
	Disable	0	Disable ISO OUT endpoint 8
	Enable	1	Enable ISO OUT endpoint 8

#### 6.33.13.47 EPSTALL

Address offset: 0x518

STALL endpoints






#### 6.33.13.48 ISOSPLIT

Address offset: 0x51C


Controls the split of ISO buffers



#### 6.33.13.49 FRAMECNTR

Address offset: 0x520

Returns the current value of the start of frame counter



#### 6.33.13.50 LOWPOWER

Address offset: 0x52C

Controls USBD peripheral low power mode during USB suspend

NORDIC

Bit number		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			
A RW LOWPOWER			Controls USBD peripheral low-power mode during USB
			suspend
	ForceNormal	0	Software must write this value to exit low power mode and
			before performing a remote wake-up
	LowPower	1	Software must write this value to enter low power mode
			after DMA and software have finished interacting with the
			USB peripheral

#### 6.33.13.51 ISOINCONFIG

Address offset: 0x530


Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent

Bit r	umber		31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW RESPONSE			Controls the response of the ISO IN endpoint to an IN token
				when no data is ready to be sent
		NoResp	0	Endpoint does not respond in that case
		ZeroData	1	Endpoint responds with a zero-length data packet in that
				case

#### 6.33.13.52 EPIN[n].PTR (n=0..7)

Address offset:  $0x600 + (n \times 0x14)$ 


Data pointer



#### 6.33.13.53 EPIN[n].MAXCNT (n=0..7)

Address offset:  $0x604 + (n \times 0x14)$ 

Maximum number of bytes to transfer








#### 6.33.13.54 EPIN[n].AMOUNT (n=0..7)

Address offset:  $0x608 + (n \times 0x14)$ 

Number of bytes transferred in the last transaction



#### 6.33.13.55 ISOIN.PTR

Address offset: 0x6A0

Data pointer

Bit no	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID		A A A A A A A A A A A A A A A A A A A	A A
Rese	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID			
Α	RW PTR	Data pointer	

See the memory chapter for details about which memories are available for EasyDMA.

#### 6.33.13.56 ISOIN.MAXCNT

Address offset: 0x6A4

Maximum number of bytes to transfer

Α	RW MAXCNT	[10231]	Maximum nu	mber of b	ytes to	transfe	-							
ID														
Rese	t 0x00000000	0 0 0 0 0 0 0	00000	0 0 0	0 0	0 0 0	0 (	0 0	0	0	0 0	0	0 0	0
ID								4 A	Α	Α	A A	Α	A A	A
Bit n	umber	31 30 29 28 27 26 25 24	4 23 22 21 20 1	.9 18 17 1	6 15 14	13 12 1	1 10	9 8	7	6	5 4	- 3	2 1	. 0

#### 6.33.13.57 ISOIN.AMOUNT

Address offset: 0x6A8

Number of bytes transferred in the last transaction

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field Value ID	Value Description
A R AMOUNT	Number of bytes transferred in the last transaction

#### 6.33.13.58 EPOUT[n].PTR (n=0..7)

Address offset:  $0x700 + (n \times 0x14)$ 

Data pointer



ID Acce Field Value ID		
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

See the memory chapter for details about which memories are available for EasyDMA.

#### 6.33.13.59 EPOUT[n].MAXCNT (n=0..7)

Address offset:  $0x704 + (n \times 0x14)$ Maximum number of bytes to transfer

ID Acce Field Value ID Value Description	
Reset 0x000000000 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### 6.33.13.60 EPOUT[n].AMOUNT (n=0..7)

Address offset:  $0x708 + (n \times 0x14)$ 

Number of bytes transferred in the last transaction

Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID		АААА	4 A A
Res	et 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID			
Α	R AMOUNT	Number of bytes transferred in the last transaction	

#### 6.33.13.61 ISOOUT.PTR

Address offset: 0x7A0

Data pointer

10													ЮП																	
ID	Acce Field																													
Reset	0x00000000		0	0	0	0 (	0	) (	) (	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 (	0	0	0 (	0	0	0 (
ID		Α	Α	Α	A A	Δ Δ	\ <i>A</i>	Α Α	Α	\ A	Α	Α	Α	A A	A /	A	A	Α	Α	Α	A	A ,	A A	4	A ,	Α Α	<b>Α</b> Α	Α	A A	
Bit nu	umber		31	30 2	29 2	28 2	7 2	6 2	5 2	4 23	3 22	2 2 1	. 20	19 :	18 1	7 1	6 15	5 14	13	12	11 :	10	9	8	7	6	5 4	4 3	2	1 (

See the memory chapter for details about which memories are available for EasyDMA.

#### 6.33.13.62 ISOOUT.MAXCNT

Address offset: 0x7A4

Maximum number of bytes to transfer

NORDIC\*

Reset 0x00000000  ID Acce Field Value ID	0         0
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.33.13.63 ISOOUT.AMOUNT

Address offset: 0x7A8

Number of bytes transferred in the last transaction

A R AMOUNT	Number of bytes transferred in the last transaction	
ID Acce Field		
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID	A A A A A A A A A A A A A A A A A A A	АА
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0

#### 6.33.14 Electrical specification

#### 6.33.14.1 USB Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
R <sub>USB,PU,ACTIVE</sub>	Value of pull-up on D+, bus active (upstream device	1425	2300	3090	Ω
	transmitting)				
R <sub>USB,PU,IDLE</sub>	Value of pull-up on D+, bus idle	900	1200	1575	Ω
t <sub>USB,DETRST</sub>	Minimum duration of an SEO state to be detected as a USB				μs
	reset condition				
f <sub>USB,CLK</sub>	Frequency of local clock, USB active		48		MHz
$f_{USB,TOL}$	Accuracy of local clock, USB active <sup>38</sup>			±1000	ppm
T <sub>USB,JITTER</sub>	Jitter on USB local clock, USB active			±1	ns

## 6.34 WDT — Watchdog timer

A countdown watchdog timer using the low-frequency clock source (LFCLK) offers configurable and robust protection against application lock-up.

The watchdog timer is started by triggering the START task.

The watchdog can be paused during long CPU sleep periods for low power applications and when the debugger has halted the CPU. The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. When the watchdog timer is started through the START task, the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The watchdog's timeout period is given by:

```
timeout [s] = (CRV + 1) / 32768
```



The local clock can be stopped during USB suspend

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on as long as no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see chapter CLOCK — Clock control on page 79.

#### 6.34.1 Reload criteria

The watchdog has eight separate reload request registers, which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers.

One or more RR registers can be individually enabled through the RREN register.

#### 6.34.2 Temporarily pausing the watchdog

By default, the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is however possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

#### 6.34.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset.

See Reset on page 66 for more information about reset sources. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprise registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog can be reset from several reset sources, see Reset behavior on page 67.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.

### 6.34.4 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40010000	WDT	WDT	Watchdog timer	

Table 137: Instances

Register	Offset	Description
TASKS_START	0x000	Start the watchdog
EVENTS_TIMEOUT	0x100	Watchdog timeout
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RUNSTATUS	0x400	Run status
REQSTATUS	0x404	Request status
CRV	0x504	Counter reload value
RREN	0x508	Enable register for reload request registers
CONFIG	0x50C	Configuration register
RR[0]	0x600	Reload request 0
RR[1]	0x604	Reload request 1
RR[2]	0x608	Reload request 2
RR[3]	0x60C	Reload request 3
RR[4]	0x610	Reload request 4



Register	Offset	Description
RR[5]	0x614	Reload request 5
RR[6]	0x618	Reload request 6
RR[7]	0x61C	Reload request 7

Table 138: Register overview

#### 6.34.4.1 TASKS\_START

Address offset: 0x000 Start the watchdog

Bit numb	per		31 3	0 29	28 2	7 26	25	24	23 2	2 2	1 20	19	18	3 17	16	15	14	13	12 :	11 1	.0 9	8	7	6	5	4 3	2	1	0
ID																													Α
Reset 0x	00000000		0 0	0	0 (	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 (	0	0	0
ID Ac																													
A W	TASKS_START								Star	t th	e w	atc	hdc	og															
		Trigger	1						Trigg	ger	task	<																	

### 6.34.4.2 EVENTS\_TIMEOUT

Address offset: 0x100 Watchdog timeout

Bit nu	mber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset	0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW EVENTS_TIMEOUT			Watchdog timeout
		NotGenerated	0	Event not generated
		Generated	1	Event generated

#### 6.34.4.3 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	et 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW TIMEOUT			Write '1' to enable interrupt for event TIMEOUT
Α	RW TIMEOUT	Set	1	Write '1' to enable interrupt for event TIMEOUT Enable
Α	RW TIMEOUT	Set Disabled	1 0	·

#### 6.34.4.4 INTENCLR

Address offset: 0x308

Disable interrupt



Bit n	umber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW TIMEOUT			Write '1' to disable interrupt for event TIMEOUT
		Clear	1	Disable
		o.cu.	1	Disable
		Disabled	0	Read: Disabled

#### 6.34.4.5 RUNSTATUS

Address offset: 0x400

Run status

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	R RUNSTATUS			Indicates whether or not the watchdog is running
		NotRunning	0	Watchdog not running
		Running	1	Watchdog is running

#### 6.34.4.6 REQSTATUS

Address offset: 0x404

Request status

Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			HGFEDCBA
Reset 0x0000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A-H R RR[i] (i=07)			Request status for RR[i] register
	DisabledOrRequested	0	RR[i] register is not enabled, or are already requesting
			reload
	EnabledAndUnrequeste	≥d 1	RR[i] register is enabled, and are not yet requesting reload

#### 6.34.4.7 CRV

Address offset: 0x504 Counter reload value

Δ	RW CRV	[0x0000000F_0xFFFFFFF]ounter reload value in number of cycles of the 32 768 kHz
ID		Value Description
Res	t OxFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID		A A A A A A A A A A A A A A A A A A A
Bit r	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

000000F..0xFFFFFFF**E**pounter reload value in number of cycles of the 32.76

clock

#### 6.34.4.8 RREN

Address offset: 0x508

Enable register for reload request registers



Bit number		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			HGFEDCBA
Reset 0x00000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID Acce Field			Description
A-H RW RR[i] (i=07)			Enable or disable RR[i] register
	Disabled	0	Disable RR[i] register
	Enabled	1	Enable RR[i] register

#### 6.34.4.9 CONFIG

Address offset: 0x50C Configuration register

Bit r	umber		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ID				C A			
Reset 0x00000001			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
ID				Description			
Α	RW SLEEP		Configure the watchdog to either be paused, or kept				
				running, while the CPU is sleeping			
		Pause	0	Pause watchdog while the CPU is sleeping			
		Run	1	Keep the watchdog running while the CPU is sleeping			
С	RW HALT			Configure the watchdog to either be paused, or kept			
				running, while the CPU is halted by the debugger			
		Pause	0	Pause watchdog while the CPU is halted by the debugger			
		Run	1	Keep the watchdog running while the CPU is halted by the			
				debugger			

#### 6.34.4.10 RR[n] (n=0..7)

Address offset:  $0x600 + (n \times 0x4)$ 

Reload request n

Bit num	ber		313	30 2	9 28	27	26 2	25 2	24 2	23 2	2 2:	1 20	19	18 1	7 16	15	14	13 1	2 11	10	9	8 7	' 6	5	4	3	2 1	1 0
ID			Α	A A	A A	Α	Α	A	Α	Α /	4 A	. A	Α	A A	A	Α	Α	ΑА	Α	Α	Α .	А А	ι A	A	Α	Α .	A A	4 A
Reset 0	<00000000		0	0 (	0	0	0	0	0	0 (	0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0 (	0 0
ID A																												
A W	A W RR								F	Relo	ad ı	requ	ıest	regi	ster													
Reload		0x6E524635			Value to request a reload of the watchdog timer																							

## 6.34.5 Electrical specification

## 6.34.5.1 Watchdog Timer Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t <sub>WDT</sub>	Time out interval	458 μs		36 h	



# 7 Hardware and layout

## 7.1 Pin assignments

The pin assignment figures and tables describe the pinouts for the product variants of the chip.

The nRF52833 device provides flexibility regarding GPIO pin routing and configuration. However, some pins have limitations or recommendations for pin configurations and uses.

#### 7.1.1 aQFN73 ball assignments

The ball assignment figure and table in the following section describe the assignments for this variant of the chip.




Figure 191: aQFN<sup>™</sup>73 ball assignments, top view



Pin	Name	Function	Description	Recommended usage
A8	P0.31	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN7	Analog input	Analog input	only
A10	P0.29	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN5	Analog input	Analog input	only
A12	P0.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
		-		only
011	AIN0	Analog input	Analog input	·
A14	P0.19	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
A16	P1.05	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
AIO	11.05	Digitaliyo	deficial purpose 1/0	only
A18	N.C.			,
A20	P0.25	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
A22	VDD	Power	Power supply	
A23	XC2	Analog input	Connection for 32 MHz crystal	
B1	VDD	Power	Power supply	
В3	DCC	Power	DC/DC converter output	
B5	DEC4	Power	1.3 V regulator supply decoupling	Must be connected to DEC6 (pin
				E24)
В7	VSS	Power	Ground	
В9	P0.30	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN6	Analog input	Analog input	only
B11	P0.28	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN4	Analog input	Analog input	only
B13	P0.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN1	Analog input	Analog input	only
B15	P1.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
B17	P0.23	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
B19	N.C.			
B24	XC1	Analog input	Connection for 32 MHz crystal	
C1	DEC1	Power	1.1 V regulator supply decoupling	
D2	P0.00	Digital I/O	General purpose I/O	
	XL1	Analog input	Connection for 32.768 kHz crystal	
D23	DEC3	Power	Power supply, decoupling	
E24	DEC6	Power	1.3 V regulator supply decoupling	Must be connected to DEC4 (pin
				B5)
F2	P0.01	Digital I/O	General purpose I/O	
	XL2	Analog input	Connection for 32.768 kHz crystal	
F23	VSS_PA	Power	Ground (radio supply)	
G1	P0.26	Digital I/O	General purpose I/O	
H2	P0.27	Digital I/O	General purpose I/O	
H23	ANT	RF	Single-ended radio antenna connection	See Reference circuitry on page
				560 for guidelines on how to
J1	P0.04	Digital I/O	General purpose I/O	ensure good RF performance
1T		Digital I/O	General purpose I/O	
	AIN2	Analog input	Analog input	
J24	P0.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	NFC2	NFC input	NFC antenna connection	only



Pin	Name	Function	Description	Recommended usage
K2	P0.05	Digital I/O	General purpose I/O	
	AIN3	Analog input	Analog input	
L1	P0.06	Digital I/O	General purpose I/O	
L24	P0.09	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	NFC1	NFC input	NFC antenna connection	only
M2	P0.07		General purpose I/O	
IVIZ	PU.07	Digital I/O	General purpose 1/O	
	TRACECLK	Trace clock	Trace buffer clock	
N1	P0.08	Digital I/O	General purpose I/O	
N24	DEC5	Power	1.3 V regulator supply decoupling	
P2	P1.08	Digital I/O	General purpose I/O	
P23	P1.07	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
R1	P1.09	Digital I/O	General purpose I/O	
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3]	
R24	P1.06	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
		0 , .		only
T2	P0.11	Digital I/O	General purpose I/O	
	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2]	
T23	N.C.			
U1	P0.12	Digital I/O	General purpose I/O	
	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1]	
U24	P1.04	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
V23	N.C.			- ,
W1	VDD	Power	Power supply	
W24	P1.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
Y2	VDDH	Power	High voltage power supply	Offity
Y23	P1.01	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
123	11.01	Signal I/ C	General parpose 40	only
AA24	SWDCLK	Debug	Serial wire debug clock input for debug and	
			programming	
AB2	N.C.			
AC5	DECUSB	Power	USB 3.3 V regulator supply decoupling	
AC9	P0.14	Digital I/O	General purpose I/O	
AC11	P0.16	Digital I/O	General purpose I/O	
AC13	P0.18	Digital I/O	General purpose I/O	
	nRESET		Configurable as pin RESET	
AC15	N.C.			
AC17	P0.21	Digital I/O	General purpose I/O	
AC19	N.C.			
AC21	N.C.			
AC24	SWDIO	Debug	Serial wire debug I/O for debug and programming	
AD2	VBUS	Power	5 V input for USB 3.3 V regulator	
AD4	D-	USB	USB D-	
AD6	D+	USB	USB D+	
AD8	P0.13	Digital I/O	General purpose I/O	
AD10	P0.15	Digital I/O	General purpose I/O	
AD12	P0.17	Digital I/O	General purpose I/O	
AD14	VDD	Power	Power supply	
AD16	P0.20	Digital I/O	General purpose I/O	



Pin	Name	Function	Description	Recommended usage
AD18	P0.22	Digital I/O	General purpose I/O	
AD20	P0.24	Digital I/O	General purpose I/O	
AD22	P1.00	Digital I/O	General purpose I/O	
	TRACEDATA0	Trace data	Trace buffer TRACEDATA[0]	
			Serial wire output (SWO)	
AD23	VDD	Power	Power supply	
Die pad	VSS	Power	Ground pad	Exposed die pad must be
				connected to ground (VSS) for
				proper device operation

Table 139: aQFN<sup>™</sup>73 ball assignments

**Note:** For more information on standard drive, see GPIO — General purpose input/output on page 137. Low frequency I/O is a signal with a frequency up to 10 kHz.

**Note:** If SPIM0, SPIM1, or SPIM2 is used with 8 Mbps data rate, the recommended GPIOs for the clock signal (SCK) are P0.27, P1.08, P0.04, and P1.09.

## 7.2 Mechanical specifications

The mechanical specifications for the packages show the dimensions in millimeters.

#### 7.2.1 aQFN73 7 x 7 mm package

Dimensions in millimeters for the aQFN<sup>™</sup>73 7 x 7 mm package.






Figure 192:  $aQFN^{T}$  73 7 x 7 mm package



	Α	A1	A2	А3	b	D, E	D2, E2	е	e1	e2
Min.		0.02			0.20	6.90	4.75			
Nom.		0.05	0.675	0.13	0.25	7.00	4.85	0.5	2.75	0.559
Max.	0.85	0.08			0.30	7.10	4.95			

Table 140: aQFN<sup>™</sup>73 dimensions in millimeters

## 7.3 Reference circuitry

To ensure good RF performance when designing PCBs, it is highly recommended to use the PCB layouts and component values provided by Nordic Semiconductor.

Documentation for the different package reference circuits, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from the product page for the nRF52833 on www.nordicsemi.com.

In this section there are reference circuits for QIAA aQFN<sup>™</sup>73, showing the components and component values to support on-chip features in a design.

**Note:** This is not a complete list of configurations, but all required circuitry is shown for further configurations.

Some general guidance is summarized here:

- When supplying power from a USB source only, VBUS must be connected to VDDH if USB is to be used.
- Components required for DC/DC function are only needed if DC/DC mode is enabled for that regulator.
- NFC can be used in any configuration.
- USB can be used in any configuration as long as VBUS is supplied by the USB host.

### Circuit configurations for QIAA aQFN<sup>™</sup>73

Config no.	Supply configuration			hat can be e guration exa	
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 1	USB (VDDH = VBUS)	N/A	No	Yes	No
Config. 2	Battery/Ext. regulator	N/A	No	Yes	No
Config. 3	N/A	Battery/Ext. regulator	No	Yes	No
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	No
Config. 5	N/A	Battery/Ext. regulator	Yes	Yes	Yes
Config. 6	N/A	Battery/Ext. regulator	No	No	No

Table 141: Circuit configurations

## 7.3.1 Circuit configuration no. 1

Circuit configuration number 1 for QIAA aQFN<sup>™</sup>73, showing the schematic and the bill of materials table.





Config no.	Supply configuration	Enabled features		
	VDDH	VDD	DCDCEN1 USB	NFC
Config. 1	USB (VDDH = VBUS)	N/A	No Yes	No

Table 142: Configuration summary for circuit configuration no. 1




Figure 193: Circuit configuration no. 1 schematic

Note: For PCB reference layouts, see the product page for the nRF52833 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NPO, ±2%	0402
C3	1.0 pF	Capacitor, NPO, ±5%	0402
C4	1.2 pF	Capacitor, NPO, ±5%	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0402
C6, C19	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, NPO, ±5%	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NPO, ±5%	0402
C13, C14	1.0 μF	Capacitor, X7R, ±10%	0603
C18	4.7 μF	Capacitor, X7S, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	2.2 nH	High frequency chip inductor ±5%	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 143: Bill of material for circuit configuration no. 1

## 7.3.2 Circuit configuration no. 2

Circuit configuration number 2 for QIAA aQFN $^{\text{TM}}$ 73, showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features				
	VDDH	VDD	DCDCEN1	USB	NFC		
Config. 2	Battery/Ext. regulator	N/A	No	Yes	No		

Table 144: Configuration summary for circuit configuration no. 2






Figure 194: Circuit configuration no. 2 schematic

**Note:** For PCB reference layouts, see the product page for the nRF52833 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NPO, ±2%	0402
C3	1.0 pF	Capacitor, NPO, ±5%	0402
C4	1.2 pF	Capacitor, NPO, ±5%	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0402
C6, C19	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, NPO, ±5%	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NPO, ±5%	0402
C13, C14	1.0 μF	Capacitor, X7R, ±10%	0603
C18, C19	4.7 μF	Capacitor, X7S, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	2.2 nH	High frequency chip inductor ±5%	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 145: Bill of material for circuit configuration no. 2

## 7.3.3 Circuit configuration no. 3

Circuit configuration number 3 for QIAA aQFN $^{\text{TM}}$ 73, showing the schematic and the bill of materials table.

Config no.	onfig no. Supply configuration			Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC	
Config. 3	N/A	Battery/Ext. regulator	No	Yes	No	

Table 146: Configuration summary for circuit configuration no. 3






Figure 195: Circuit configuration no. 3 schematic

Note: For PCB reference layouts, see the product page for the nRF52833 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NPO, ±2%	0402
C3	1.0 pF	Capacitor, NPO, ±5%	0402
C4	1.2 pF	Capacitor, NPO, ±5%	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0402
C6, C19	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, NPO, ±5%	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NPO, ±5%	0402
C13, C14	1.0 μF	Capacitor, X7R, ±10%	0603
C20	4.7 μF	Capacitor, X7S, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	2.2 nH	High frequency chip inductor ±5%	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 147: Bill of material for circuit configuration no. 3

## 7.3.4 Circuit configuration no. 4

Circuit configuration number 4 for QIAA aQFN $^{\text{TM}}$ 73, showing the schematic and the bill of materials table.

Config no. Supply configuration			Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	No

Table 148: Configuration summary for circuit configuration no. 4






Figure 196: Circuit configuration no. 4 schematic for QIAA aQFN<sup>™</sup>73

**Note:** For PCB reference layouts, see the product page for the nRF52833 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NPO, ±2%	0402
C3	1.0 pF	Capacitor, NPO, ±5%	0402
C4	1.2 pF	Capacitor, NPO, ±5%	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0402
C6, C19	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, NPO, ±5%	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NPO, ±5%	0402
C13, C14	1.0 μF	Capacitor, X7R, ±10%	0603
C15	47 nF	Capacitor, X7R, ±10%	0402
C18, C20	4.7 μF	Capacitor, X7S, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	2.2 nH	High frequency chip inductor ±5%	0402
L3	10 μΗ	Chip inductor, IDC min = 50 mA, ±20%	0603
L4	15 nH	High frequency chip inductor ±10%	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 149: Bill of material for circuit configuration no. 4

## 7.3.5 Circuit configuration no. 5

Circuit configuration number 5 for QIAA aQFN<sup>™</sup>73, showing the schematic and the bill of materials table.

Config no. Supply configuration			Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 5	N/A	Battery/Ext. regulator	Yes	Yes	Yes

Table 150: Configuration summary for circuit configuration no. 5






Figure 197: Circuit configuration no. 5 schematic

**Note:** For PCB reference layouts, see the product page for the nRF52833 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NPO, ±2%	0402
C3	1.0 pF	Capacitor, NPO, ±5%	0402
C4	1.2 pF	Capacitor, NPO, ±5%	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0402
C6, C19	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, NPO, ±5%	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NPO, ±5%	0402
C13, C14	1.0 μF	Capacitor, X7R, ±10%	0603
C15	47 nF	Capacitor, X7S, ±10%	0402
C20	4.7 μF	Capacitor, X7S, ±10%	0603
C <sub>tune1</sub> , C <sub>tune2</sub>	Antenna dependent	Capacitor, NPO, ±5%	0402
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	2.2 nH	High frequency chip inductor ±5%	0402
L3	10 μΗ	Chip inductor, IDC min = 50 mA, ±20%	0603
L4	15 nH	High frequency chip inductor ±10%	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 151: Bill of material for circuit configuration no. 5

## 7.3.6 Circuit configuration no. 6

Circuit configuration number 6 for QIAA aQFN $^{\text{TM}}$ 73, showing the schematic and the bill of materials table.

Config no.	onfig no. Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 6	N/A	Battery/Ext. regulator	No	No	No

Table 152: Configuration summary for circuit configuration no. 6






Figure 198: Circuit configuration no. 6 schematic

**Note:** For PCB reference layouts, see the product page for the nRF52833 on www.nordicsemi.com.



Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NPO, ±2%	0402
C3	1.0 pF	Capacitor, NPO, ±5%	0402
C4	1.2 pF	Capacitor, NPO, ±5%	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0402
C6	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, NPO, ±5%	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NPO, ±5%	0402
C13, C14	1.0 μF	Capacitor, X7R, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	2.2 nH	High frequency chip inductor ±5%	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 153: Bill of material for circuit configuration no. 6

### 7.3.7 PCB guidelines

A well designed PCB is necessary to achieve good RF performance. Poor layout can lead to loss in performance or functionality.

A qualified RF layout for the IC and its surrounding components, including matching networks, can be downloaded from www.nordicsemi.com.

To ensure optimal performance it is essential that you follow the schematics and layout references closely. Especially in the case of the antenna matching circuitry (components between device pin ANT and the antenna), any changes to the layout can change the behavior, resulting in degradation of RF performance or a need to change component values. All reference circuits are designed for use with a 50  $\Omega$  single-ended antenna.

A PCB with a minimum of four layers, including a ground plane, is recommended for optimal performance. On the inner layers, put a keep-out area on the inner layers directly below the antenna matching circuitry (components between device pin ANT and the antenna) to reduce the stray capacitances that influence RF performance.

A matching network is needed between the RF pin ANT and the antenna, to match the antenna impedance (normally  $50~\Omega$ ) to the optimum RF load impedance for the chip. For optimum performance, the impedance for the matching network should be set as described in the recommended package reference circuitry in Reference circuitry on page 560.

The DC supply voltage should be decoupled as close as possible to the VDD pins with high performance RF capacitors. See the schematics for recommended decoupling capacitor values. The supply voltage for the chip should be filtered and routed separately from the supply voltages of any digital circuitry.

NORDIC\*

Long power supply lines on the PCB should be avoided. All device grounds, VDD connections, and VDD bypass capacitors must be connected as close as possible to the IC. For a PCB with a topside RF ground plane, the VSS pins should be connected directly to the ground plane. For a PCB with a bottom ground plane, the best technique is to have via holes as close as possible to the VSS pads. A minimum of one via hole should be used for each VSS pin.

Fast switching digital signals should not be routed close to the crystal or the power supply lines. Capacitive loading of fast switching digital output lines should be minimized in order to avoid radio interference.

#### 7.3.8 PCB layout example

The PCB layout shown in the following figures is a reference layout for the aQFN $^{\text{m}}$  package with internal LDO setup and VBUS supply.

**Important:** Pay attention to how the capacitor C3 is grounded. It is not directly connected to the ground plane, but grounded via VSS\_PA pin F23. This is done to create additional filtering of harmonic components.

For all available reference layouts, see the product page for the nRF52833 on www.nordicsemi.com.




Figure 199: Top silk layer




Figure 200: Top layer






Figure 201: Mid layer 1




Figure 202: Mid layer 2




Figure 203: Bottom layer

Note: No components in bottom layer.

## 7.4 Package thermal characteristics

A summary of the thermal characteristics for the different packages available for the IC can be found below.



Symbol	Package	Тур.	Unit	
θ <sub>IA aOEN73</sub>	aQFN73	74.60	°C/W	

Table 154: Package thermal characteristics

Values obtained by simulation following the EIA/JESD51-2 for still air condition.

## 7.5 Package Variation

The following describes the variation between the stated parameters in this specification and the values for the specific device package.

#### 7.5.1 aQFN73

The parameter variation when using the aQFN73 package is as follows:

Symbol	Min.	Тур.	Max.	Unit
P <sub>SENS,IEEE 802.15.4</sub>		-99		dBm
P <sub>SENS,IT,SP,1M,BLE</sub>		-95		dBm
P <sub>RF</sub>		7 5 <sup>39</sup>		dBm

Table 155: aQFN73 Package variation



<sup>&</sup>lt;sup>39</sup> Achieved using Pos8dBm setting in RADIO.TXPOWER

## 8

## Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

Symbol	Parameter	Notes	Min.	Nom.	Max.	Units
VDD	VDD supply voltage, independent of DCDC		1.7	3.0	3.6	V
	enable					
$VDD_{POR}$	VDD supply voltage needed during power-on		1.75			V
	reset					
VDDH	VDDH supply voltage		2.5	3.7	5.5	V
VBUS	VBUS USB supply voltage		4.35	5.0	5.5	V
$t_{R\_VDD}$	Supply rise time (0 V to 1.7 V)				60	ms
$t_{R\_VDDH}$	Supply rise time (0 V to 3.7 V)				100	ms
TA	Operating temperature		-40	25	85	°C
$TA_{EXT}$	Extended operating temperature		85		105	°C

Table 156: Recommended operating conditions

**Note:** The on-chip power-on reset circuitry may not function properly for rise times longer than the specified maximum.

## 8.1 Extended Operating Temperature

The operating temperature range for the device is defined in Recommended operating conditions on page 576. The range extends from TA minimum to  $TA_{EXT}$  maximum.

Some electrical parameters are valid only for the TA operating temperature conditions. When this is the case an additional parameter for the  $TA_{EXT}$  extended operating temperature condition is provided.

**Note:** When running the device in the extended operating temperature conditions range, the register LFXODEBOUNCE on page 91 must be set to Extended.

To avoid surpassing the maximum die temperature, see , it is important to minimize current consumption when operating in the extended operating temperature conditions. It is therefore recommended to use the device in Normal Voltage mode with DC/DC enabled. See POWER — Power supply on page 57 for details about main supply modes.



# 9 Absolute maximum ratings

Maximum ratings are the extreme limits to which the chip can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device.

	Note	Min.	Max.	Unit
Supply voltages				
VDD		-0.3	+3.9	V
VDDH		-0.3	+5.8	V
VBUS		-0.3	+5.8	V
VSS			0	V
I/O pin voltage				
V <sub>I/O</sub> , VDD ≤3.6 V		-0.3	VDD + 0.3	V
V <sub>I/O</sub> , VDD >3.6 V		-0.3	3.9	V
NFC antenna pin current				
I <sub>NFC1/2</sub>			80	mA
Environmental aQFN package				
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		2	
ESD HBM	Human Body Model		4	kV
ESD HBM Class	Human Body Model Class		3A	
ESD CDM	Charged Device Model		500	V
Flash memory				
Endurance		10 000		write/erase cycles
Retention at 85 °C		10		years
Retention at 105 °C	Limited to 1000 write/erase cycles	3		years
Retention at 105 °C-85 °C, execution split	Limited to 1000 write/erase cycles	6.7		years
	75% execution time at 85 °C or less			
Thermal characteristics				
T <sub>J</sub>	Juntion temperature		110	°C

Table 157: Absolute maximum ratings







# 10 Ordering information

This chapter contains information on IC marking, ordering codes, and container sizes.

## 10.1 IC marking

The nRF52833 package is marked as shown in the following figure.




Figure 204: Package marking

### 10.2 Box labels

The following figures show the box labels used for nRF52833.




Figure 205: Inner box label






Figure 206: Outer box label

## 10.3 Order code

The following are the order codes and definitions for nRF52833.




Figure 207: Order code



Abbrevitation	Definition and implemented codes
N52/nRF52	nRF52 Series product
833	Part code
<pp></pp>	Package variant code
<vv></vv>	Function variant code
<h><p><f></f></p></h>	Build code  H - Hardware version code  P - Production configuration code (production site, etc.)  F - Firmware version code (only visible on shipping container label)
<yy><ww><ll></ll></ww></yy>	Tracking code  YY - Year code  WW - Assembly week number  LL - Wafer lot code
<cc></cc>	Container code

Table 158: Abbreviations

## 10.4 Code ranges and values

Defined here are the nRF52833 code ranges and values.

<pp></pp>	Package	Size (mm)	Pin/Ball count	Pitch (mm)
QI	aQFN <sup>™</sup>	7 x 7	73	0.5

Table 159: Package variant codes

<vv></vv>	Flash (kB)	RAM (kB)
AA	512	128

Table 160: Function variant codes

<h></h>	Description
[A Z]	Hardware version/revision identifier (incremental)

Table 161: Hardware version codes



<p></p>	Description
[09]	Production device identifier (incremental)
[A Z]	Engineering device identifier (incremental)

Table 162: Production configuration codes

<f></f>	Description
[A N, P Z]	Version of preprogrammed firmware
[0]	Delivered without preprogrammed firmware

Table 163: Production version codes

<yy></yy>	Description
[00 99]	Production year: 2000 to 2099

Table 164: Year codes

<ww></ww>	Description
[152]	Week of production

Table 165: Week codes

<ll></ll>	Description
[AA ZZ]	Wafer production lot identifier

Table 166: Lot codes

<cc></cc>	Description
R7	7" Reel
R	13" Reel

Table 167: Container codes

## 10.5 Product options

Defined here are the nRF52833 product options.



Order code	MOQ <sup>40</sup>
nRF52833-QIAA-R7	800
nRF52833-QIAA-R	3000

Table 168: nRF52833 order codes

Order code	Description
nRF52833-DK	nRF52833 Development Kit

Table 169: Development tools order code



<sup>40</sup> Minimum Ordering Quantity

# 11 Legal notices

By using this documentation you agree to our terms and conditions of use. Nordic Semiconductor may change these terms and conditions at any time without notice.

#### **Liability disclaimer**

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function, or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Nordic Semiconductor ASA does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. If there are any discrepancies, ambiguities or conflicts in Nordic Semiconductor's documentation, the Product Specification prevails.

Nordic Semiconductor ASA reserves the right to make corrections, enhancements, and other changes to this document without notice.

#### Life support applications

Nordic Semiconductor products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury.

Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

#### RoHS and REACH statement

Refer to www.nordicsemi.com for complete hazardous substance reports, material composition reports, and latest version of Nordic's RoHS and REACH statements.

#### **Trademarks**

All trademarks, service marks, trade names, product names, and logos appearing in this documentation are the property of their respective owners.

#### Copyright notice

© 2019 Nordic Semiconductor ASA. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.

COMPANY WITH QUALITY SYSTEM CERTIFIED BY DNV GL

= ISO 9001 =

